|
回復 #1 option318 的帖子
回復 #1 option318 的帖子
9 U: g" |& V% E/ G(1) 首先 open loop gain(迴路頻寬K )must <= pfd之比較頻率之十分之一" M/ C* q1 p" K4 r" P
否則(指>pfd之比較頻率之十分之一)要用Z domain 去分析charge pump
* q+ }! r# M( K. I pll ,且亦有unstability issue4 b- P! |2 }/ b& {' L: t" ]0 i
(see Charge-pump phase lock loops paper by Gardner& C8 a4 H/ J8 U
IEEE Trans.Comm,vol Com-28,pp1849-1858,November 1980)
$ s' _) S* w' A4 r(2) loop BW is related to jitter (or phase noise) ,and locking time1 X1 C3 R8 |, o1 x# m
so you have to consider loop BW from jitter & locking time spec7 @) x, c7 Z* A# m
(3)phase margin is decided by relation ship among zero freq ,loop unity gain freq , pole freq
: ?6 N2 p. M5 C4 B S% Y(4) In my opinion ,gain margin is not considered in pll design |
評分
-
查看全部評分
|