CMOS Transistor Layout

semico_ljj

CMOS Transistor Layout
( y- g2 ^) g- D/ C  z) {" J
" s  i. q7 l1 {9 A* DCopyright © 2005
- B. ~9 @# B. O4 V9 t% Z. Y
- E6 T' A# w, Q2 w5 C: B% V! a$ M
Table of Contents

# t& p% A$ E* mPreface
( U4 ~  B- f/ u+ p# P( }6 s4 E1. Introduction .................................................................. 1
2. MOS Transistors ........................................................... 2
3. Fabrication of MOS Transistor ..................................... 5
9 C, S  o+ e( ~1 w- }5 I4. Layout a Single Transistor .......................................... 11
First Stroke The basic transistor layout ..................... 12
+ w/ n& z: c1 i7 ^' g: `( QSecond Stroke Compact the transistor layout ................ 13
Third Stroke Speed up the transistor ........................... 17
. G! C1 m/ I9 l2 EFourth Stroke Clean up the substrate Disturbances ...... 20
Fifth Stroke Balancing area, speed and noise ............ 26
! g5 @' ~; I' z3 l% lSixth Stroke Relief the stress ...................................... 29
Seventh Stroke Protect the gate ...................................... 30
Eighth Stroke Improve yield ..........................................32
! |+ C# f' i& `8 a% ?& Y! e5. Layout Several Transistors ......................................... 34
Eighth Stroke Improve yield...........................................35
Re-visit
Ninth Stroke Close proximity .......................................36
Tenth Stroke Interdigitated layout ............................... 36
Eleventh Stroke Dummy transistor ................................... 41
, b. }' Z: A' z7 ITwelfth Stroke Two-dimension interdigitated layout ..... 43
) _# N& W+ O. B9 ?8 Z) Q- r5 lThirteenth Stroke Guard ring for the matched transistors ... 45
$ y# _+ E  B% G  mFourteenth Stroke Keep NMOS away from N-well ............ 45
Fifteenth Stroke Orientate the transistor ........................... 46
* G  }( p6 S* |, b7 b! `Sixteenth Stroke Match the interconnects ......................... 47
Seventeenth Stroke The unmatchable .................................... 50
3 I* N! G1 F8 J; Z7 r6. Verifying the Transistor Layout ................................. 52

/ o( v+ U* e) q& I4 H. e3 u3 n' l[ 本帖最後由 semico_ljj 於 2008-11-1 04:01 PM 編輯 ]

semico_ljj

这本书的下半部没有找到，不知哪位有的话可以共享！谢谢！

semico_ljj

Preface
Many IC design books emphasize on circuit design theories and there is
little coverage on custom circuit layout techniques. Hence this book is
4 i9 c; L* f" m& kspecially written to focus on the custom circuit layout techniques. It is
3 `6 O( S5 z/ T" a. c# can easy book for the custom layout engineer as prior knowledge on
. f, L5 i: D  i7 t: e% G1 n- mcircuit design is not necessarily required to understand the content of the
' S' h+ G$ L+ r1 l0 n8 D* pbook.
This book is written for two groups of audiences – New & Experienced
custom layout designers. The new comer to custom layout would benefit
# D7 j7 E& M, U. t& ~from the wider perspectives in implementing the design to a layout. The
experienced custom layout designers, on the other hand, will have a
) t1 v9 r$ e4 l5 N9 [  jbetter appreciation of the rationale behind the layout practices.

semico_ljj

这本书Layout基础知识讲的很不错的，可以好好研读一番！

meis

請問一下 " CMOS_Transistor_Layout_KungFu.part2.rar "   為什麼 ? 這個檔 無法下載ㄋ

meis

請問一下 " CMOS_Transistor_Layout_KungFu.part2.rar "   為什麼 ? 這個檔 無法下載ㄋ
/ ]; C* ^* n; j# V& n
下載解開 為 0K  可否告知在那兒還可知 part2 data ,  謝謝 !!

meis

我已下載  " CMOS_Transistor_Layout_KungFu.part2.rar "  但是 解壓縮 候   0k  沒有內容  , 請作者補上內容  ,   感恩  !!

ychchip

Sound good although the material is not whole part.  It is helpful in beginer of ic layout.
I appreciate that the author and the poster contribute the material .....