CMOS Transistor Layout

semico_ljj

CMOS Transistor Layout
, T# c4 l; \) }! t* E
7 y' d  ]( _* q1 zCopyright © 2005


Table of Contents

Preface
1. Introduction .................................................................. 1
2. MOS Transistors ........................................................... 2
3. Fabrication of MOS Transistor ..................................... 5
4. Layout a Single Transistor .......................................... 11
First Stroke The basic transistor layout ..................... 12
Second Stroke Compact the transistor layout ................ 13
Third Stroke Speed up the transistor ........................... 17
Fourth Stroke Clean up the substrate Disturbances ...... 20
Fifth Stroke Balancing area, speed and noise ............ 26
Sixth Stroke Relief the stress ...................................... 29
Seventh Stroke Protect the gate ...................................... 30
5 u# G2 w  `/ `" `Eighth Stroke Improve yield ..........................................32
5. Layout Several Transistors ......................................... 34
Eighth Stroke Improve yield...........................................35
' |8 k0 V1 z; B# GRe-visit
Ninth Stroke Close proximity .......................................36
Tenth Stroke Interdigitated layout ............................... 36
Eleventh Stroke Dummy transistor ................................... 41
Twelfth Stroke Two-dimension interdigitated layout ..... 43
Thirteenth Stroke Guard ring for the matched transistors ... 45
0 x2 G/ Y  u1 B* u( g! gFourteenth Stroke Keep NMOS away from N-well ............ 45
Fifteenth Stroke Orientate the transistor ........................... 46
. P$ E# G, T0 P- M' X6 c$ s: O% YSixteenth Stroke Match the interconnects ......................... 47
' a) k) j$ F" T* ]1 L& l+ sSeventeenth Stroke The unmatchable .................................... 50
7 t& k1 C4 `  J2 a# h( d6. Verifying the Transistor Layout ................................. 52

[ 本帖最後由 semico_ljj 於 2008-11-1 04:01 PM 編輯 ]

ychchip

Sound good although the material is not whole part.  It is helpful in beginer of ic layout.
) L: H( \+ j- l/ Y$ a; X0 oI appreciate that the author and the poster contribute the material .....

meis

我已下載  " CMOS_Transistor_Layout_KungFu.part2.rar "  但是 解壓縮 候   0k  沒有內容  , 請作者補上內容  ,   感恩  !!

meis

請問一下 " CMOS_Transistor_Layout_KungFu.part2.rar "   為什麼 ? 這個檔 無法下載ㄋ
, R  h, j1 i; H0 j/ V
$ E4 q+ Z0 r6 ?下載解開 為 0K  可否告知在那兒還可知 part2 data ,  謝謝 !!

meis

請問一下 " CMOS_Transistor_Layout_KungFu.part2.rar "   為什麼 ? 這個檔 無法下載ㄋ

semico_ljj

这本书Layout基础知识讲的很不错的，可以好好研读一番！

semico_ljj

Preface
Many IC design books emphasize on circuit design theories and there is
  I. _( q3 m$ j! Y; Dlittle coverage on custom circuit layout techniques. Hence this book is
specially written to focus on the custom circuit layout techniques. It is
7 C% A; w5 W4 @0 u1 ]% @) M# Dan easy book for the custom layout engineer as prior knowledge on
% x7 m" Q" |2 ^( w9 e$ `' rcircuit design is not necessarily required to understand the content of the
book.
This book is written for two groups of audiences – New & Experienced
) a6 }: r* U8 M7 ?8 ]custom layout designers. The new comer to custom layout would benefit
from the wider perspectives in implementing the design to a layout. The
experienced custom layout designers, on the other hand, will have a
  w! k* ?1 T' T9 t6 H8 D6 d, C) gbetter appreciation of the rationale behind the layout practices.

semico_ljj

这本书的下半部没有找到，不知哪位有的话可以共享！谢谢！