Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 7066|回復: 2
打印 上一主題 下一主題

[問題求助] 關於cell-based 流程的DRC問題

  [複製鏈接]
跳轉到指定樓層
1#
發表於 2008-3-7 14:22:21 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
請問各位大大7 g$ f# m$ R' F, P$ z
我用TSMC18的design kit作cell-based layout的練習,軟體是用encounter,大部分的步驟是依照CIC所提供的Lab去做,完成之後用我的GDS檔去做DRC,會出現下列的DRC ERROR,而且是M1~M5、via1~via5都會有這方面的error,因為error的數目頗大,不太可能用人工去debug,所以我想請問有經驗的大大們,能不能告訴我最大的問題點在哪裡?以及這些錯誤代表什麼?要如何debug比較適合?3 y( J  Q" v( |* E: Z* N" i$ @' o2 N
- g0 m" v5 F' j+ A5 \
先謝謝各位大大了!!感激不盡!!
/ X8 Y1 i  r, d, Y, b; v, a. S* Q" ~/ T
1. M2.W.1 { @ M2 width < 0.28  ]1 l0 U4 j6 l9 l6 l
  INT M2 < 0.28 SINGULAR REGION ABUT < 90
) e8 A+ T" y3 ^! y. b6 V8 v}
+ |# S2 o! H- y" [! X, E4 k) f" |( X* w$ Y
2. M2.S.1 { @ M2 spacing < 0.28& w9 ~! `# a2 ?7 [: w* q/ G- u) @
  EXT M2 < 0.28 ABUT < 90 SINGULAR REGION
1 G5 }: S; i0 B7 _+ r0 E}4 G4 U- y, b# r+ o
8 J  C" E' C( @- n! J1 H
3. M2.S.2 { @ Wide M2 (>10um) min. to M2 < 0.6 um
" j5 Q! Y  E/ D1 I9 t5 L: @, S  M2_S5 = SHRINK (SHRINK (SHRINK (SHRINK M2 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 57 A- ^' K$ b! v+ i9 D) G" s
  M2_G5 = GROW (GROW (GROW (GROW M2_S5 RIGHT BY 5) LEFT BY 5) TOP BY 5) BOTTOM BY 5
" o: K" P% y' W+ a' e8 H  M2_Wide = M2_G5 AND M2. |& {) p, t8 v5 Y2 f/ c& i0 v
! q0 ?3 M3 j5 d& Y: d
  M2_Exp = SIZE M2_Wide BY 1 INSIDE OF M2 STEP 0.196
! O. G1 S4 Q. ^- S  M2_Branch = M2_Exp NOT M2_Wide- X, k' e3 q, e
  M2_Branch_edge = M2_Branch COIN INSIDE EDGE M2
, A( D6 y5 A1 N/ o! T% r  M2_Check = M2 AND (SIZE M2_Exp BY 0.6)
. A5 m4 x0 }! U* n! z  M2_Else = M2_Check NOT INTERACT M2_Exp
2 R) D( r, z* c2 t2 Q  M2_Extend = M2_Check NOT M2_Exp & u% I: U6 W; A2 e# Z5 N; x2 R
0 m) m! ]) T! L# t4 p* H
  EXT M2_Wide M2_Else < 0.6 ABUT >0 <89.5 REGION
! O  s+ G: t' P0 m  EXT M2_Branch_edge M2_Else < 0.6 ABUT >0 <89.5 OPPOSITE REGION9 S# u/ \, C" N- p' N
  EXT M2_Branch_edge M2_Else < 0.6 ABUT >0 <89.5 CORNER REGION# P0 m( ?4 e5 m4 Q, D- L
  EXT M2_Branch_edge M2_Else < 0.6 ABUT >0 <89.5 PROJ==0 REGION
7 s5 I% n1 I% i. ]# b  A = EXT M2_Exp < 0.6 ABUT > 0 < 89.5 SPACE REGION
3 S  _5 w# F; y$ M" V+ l" j  A NOT INTERACT M2_Extend
* G1 ]* f" F( |. y8 @9 L& ]}6 I" q0 g, ]- \# P1 ]
4. M2.E.1 { @ Min extension of a M2 region beyond a VIA1 region is 0.01 um
0 M$ n$ `) f# B+ }4 Y' h0 R   ENC VIA1 M2 < 0.01 ABUT<90 SINGULAR - F6 I, R2 Z0 d  |* Z
   VIA1 NOT M2   
! N9 k3 q" h, L: ~  u# [5 w* I  ?}1 s8 x: d1 Q- t. D6 Z
9 i5 L7 L4 a. A% T* U
5. M2.E.2 { @ Min extension of M2 end-of-line region beyond VIA1 region is 0.06um$ h7 @+ ~5 P# R5 Q) {
   X = ENC [VIA1] M2 < 0.06 ABUT < 90 OPPOSITE                // a narrow side6 L! {  G* D# k. D
   INT X < 0.26 ABUT == 90 INTERSECTING ONLY       // adjacent narrow sides8 @! X# d2 a( f+ g! z3 s
}" a# w" u: H4 O3 S! p
% \7 F: U' x5 V3 \2 P
6. M2.A.1{ @ Min M2 area region < 0.202
) ^! P: o. y9 c$ q5 ~  AREA M2 < 0.202. f5 D  k, |$ f
}5 G, j* A# ^2 A: l" C
// Density check M2.R.1 included at the end of this file, L/ F. v0 J4 o7 c! O# V
// VIA2 checks+ A0 P& Q- v4 }# q' G
//=============
2 y$ ?; a5 H  O7 `) {/ _0 @, ?7 o' m& P- ^* z
7. VIA2.W.1 { @ VIA2 must be 0.26 x 0.26 um- R8 x/ s# _5 a+ p  n: N4 Z5 W
  A = NOT RECTANGLE VIA2 == 0.26 BY == 0.26 ORTHOGONAL ONLY8 ^. |. W0 M) x& U, C
  A OUTSIDE RNGX   // exclude from metal fuse protection ring area
+ W' u; {+ @( k* _  K}  \  M6 O+ C3 s5 m1 T6 A

' G+ c0 ]0 j8 a8. VIA2.S.1 { @ VIA2 SPACING < 0.26, w6 }7 ?  h% }; w/ X0 s6 e) c& m
  EXT VIA2 < 0.26 ABUT < 90 SINGULAR REGION
1 B6 s9 |( d3 |8 T  o1 c" V1 h6 J$ v}
$ a* k% |+ M# v6 B- g
1 K+ U! S5 {5 T# @$ n4 }9. VIA2.E.1 { @ Min extension of a M2 region beyond a VIA2 region is 0.01 um3 y3 \8 r" `! `2 b& |  b
  ENC VIA2 M2 < 0.01 ABUT<90 SINGULAR 0 |# q; e! I$ x1 Z' J, i
  VIA2 NOT M2    2 A0 U# h: I, M* J
}
+ k% h0 \+ l9 h. }3 J' [ 6 u1 A1 C- {5 c% P$ p# {
10. VIA2.E.2 { @ Min extension of M2 end-of-line region beyond VIA2 region is 0.06 um
' e& }3 m- r* B9 K2 h, E1 y7 h   X = ENC [VIA2] M2 < 0.06 ABUT < 90 OPPOSITE         // a narrow side6 t; s' F; u+ ^3 a" M4 G( V2 M7 [
   INT X < 0.26  ABUT == 90 INTERSECTING ONLY     // adjacent narrow sides" C* {% A4 m3 q' X. I& c
}
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂12 踩 分享分享
2#
發表於 2008-3-7 14:30:53 | 只看該作者
我猜你試用APR軟體RUN出來ㄉ
; s& i. `* L3 @% ~$ y應該是相同NET ㄉMetal space 和 via extension
  R3 ?! ~! V! [' e不夠的問題,通常會用 skill file 來修正
3#
發表於 2008-3-7 14:51:25 | 只看該作者
我覺得你打電話去CIC問工程師會比較快吧 ...
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-30 01:19 PM , Processed in 0.106513 second(s), 18 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表