【招募】【新加坡】Senior Analog/Mixed-Signal IC Design Engineer

萌萌猫神

大家好，我是新加坡Uni Connect公司的獵頭，我叫周倩倩。我公司在新加坡為各大半導體、電子行業的客戶做技術人才招募已有15年經驗。請參考我們的網站：www。uniconnect。com。sg。（請自行將句號換為點）

0 S: l9 _9 n: l! e3 [/ [現在有一個中國大陸的半導體通信、娛樂解決方案提供商在招募一個資深職位，permanent position，工作地點是新加坡，待遇從優：
5 b, E* v! h2 {' o
+ D8 x  m' a; i( |! XSenior Analog/Mixed-Signal IC Design Engineer
+ ~( j+ H5 z& o; I0 u
Responsibilities:
) x4 N5 R6 k, s" G* u+ I6 y•The Senior Mixed-Signal IC Design Engineer will be responsible for the design and development of capacitive and/or piezoelectric MEMS interface ASICs including the required amplifiers, ADCs, filters and control logic, with characteristic high impedance inputs, ultra low power and low noise circuits.
•The responsibility of the Senior Mixed-Signal IC Design Engineer includes scheduling, design, simulation and layout of mixed-signal circuit blocks, including pre- and post-silicon verification.
•It is also expected that you will conduct periodic design reviews, including with application engineers.

3 M1 d* x9 C* J& Z3 c# BRequirements:
•Master/Bachelor’s Degree in Electronics/Electrical Engineering.
•Minimum 3 to 5 years experience in Analog or Mixed-signal IC design.
•Very good knowledge of CMOS processes.
•Highly proficient in analog and mixed-signal IC design tools.
•Experienced in analog and mixed-signal circuit designs, such as regulators, DC-DC converters, low-power, low-noise biasing circuits and amplifiers, sigma-delta modulation and ADCs etc
9 t) W" {* v4 _3 W3 V; c$ ^•Skilled in laboratory testing of IC prototypes.
3 f) \* F3 x& u2 V( ~& D5 o' Q•Knowledge of Linux operating system required.
•Experience in MEMS interface ASIC design advantageous.
! P1 R# @6 |7 T; g/ A5 r
3 j! Y9 X9 s3 J5 f" s( y  Q
; u! \8 a! }# j: g/ E請聯繫我電郵：qianqian@uniconnect.com.sg，Skype ID：zhou.qianqian.uc，或者直接撥打電話+65-63251262無時差。

0 J. P6 |, K" b% Z# n4 d) T0 m期待各位朋友來信！