|
FPGA and ASIC prototyping of Signal Processing algorithms with MATLAB and Simulink9 l4 h. u3 v, R* i: P
Frank Liu, Communications and Semiconductor Industry Marketing, MathWorks Inc. 26p8 U- ?9 P" ]& F) s2 ]
i3 [3 U* c! l- b% q9 { `
What You Will See In This Session
! R0 @( O7 t6 g1 ~2 n1 i; ]
8 s, U, S7 i) `( S: ]4 o4 z4 OIntroduction to Model Based Design For FPGA and ASIC
( K/ B; y& R5 k& Q/ `Case Study – Audio Equalizer
, b8 ?- k2 Z9 f, ?$ I- @9 cFixed-Point Modeling- S+ V1 u$ F& f$ L
HDL Code Generation
7 z% |3 T' p: C/ D2 Q" i# EOptimizing For Speed And Area g( J) ]) V8 W5 u
Verification: HDL Co-simulation And FPGA-in-the-Loop
0 ^, v0 Z7 @# ^% x4 O7 OSummary And Next Steps" r# l7 s; q% O" i7 b7 W G. |: X9 a9 I
& w+ Q2 N' y4 h( q v. t
9 s0 ]2 w% s: |7 |5 K
3 e2 H+ R# a7 [6 C6 a |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|