|
FPGA and ASIC prototyping of Signal Processing algorithms with MATLAB and Simulink) `; `+ s) Y G5 z% g3 e. ?
Frank Liu, Communications and Semiconductor Industry Marketing, MathWorks Inc. 26p! A/ z. P$ u/ b3 e
3 {8 y& Z8 m0 T; [! qWhat You Will See In This Session
: m. t6 W' u1 Z* | H* S X( i: S2 u; N$ U
Introduction to Model Based Design For FPGA and ASIC& l5 }6 R9 l4 T# Z& e) O
Case Study – Audio Equalizer
! v+ i9 m3 O9 I! c% P5 G: _Fixed-Point Modeling/ H6 Y( p' ~% t) M+ s
HDL Code Generation
+ s, N; v, c. @) ~Optimizing For Speed And Area
5 V- l+ S: i) r; hVerification: HDL Co-simulation And FPGA-in-the-Loop- ?4 L9 z1 y4 k# l0 ]: o; ~6 ]. q
Summary And Next Steps
: ^$ \9 \4 {) l5 p3 e# y
3 j6 X3 h) U8 x, s* x. m9 U$ w6 i# n S' ?
, Z: S0 G% R0 u6 ? |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|