|
FPGA and ASIC prototyping of Signal Processing algorithms with MATLAB and Simulink ^. W( i- F' a3 A3 Y
Frank Liu, Communications and Semiconductor Industry Marketing, MathWorks Inc. 26p# R, J8 v6 I r6 v2 s' |
" T; {) L6 e0 Z4 g
What You Will See In This Session
4 X: H2 b. n5 T6 a. C
$ s3 P, T: ^0 |1 AIntroduction to Model Based Design For FPGA and ASIC( T4 { b, S8 T" W U; Y
Case Study – Audio Equalizer. U. V3 X0 y/ Q- J- U
Fixed-Point Modeling
" Z4 A8 ^# b& K: G# v) F% S8 _8 kHDL Code Generation
' N3 x, X0 ?% b8 s4 b1 lOptimizing For Speed And Area
" e" J4 s# N+ S8 ]Verification: HDL Co-simulation And FPGA-in-the-Loop1 {3 w0 x: H" A) l# M
Summary And Next Steps, B6 ?" v* s7 Q u( E
9 w6 b; c+ t! K$ S9 N
! ]5 W) [$ J0 s, X. R. }' p E4 P n
5 ^7 t: P2 p7 t8 l8 N% H4 z6 s |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|