|
Moving 3D ICs into Mainstream Design Flows
* M3 k) O9 T$ t: ]# }Chi-Ping Hsu, Senior V! ice President, Research and Development, Silicon Realization Group, Cadence
# S, W) q9 G: L7 o- a8 P
! m# b$ y: C% \1 L1 y1 pVolume production of 3D ICs with through-silicon vias (TSVs) is expected within a few years. Early adopters of this new technology can expect higher bandwidths, lower power, increased density and reduced costs. But without “3D aware” tools and a mature supply chain ecosystem, 3D ICs cannot move into mainstream IC design flows.
, u; K. u% N4 [- I9 P D) M) ]+ A; u
3D ICs are attractive because they enable an assortment of die, manufactured at various process nodes, to be stacked. For example, a 28 nanometer high-speed digital logic die could be stacked with a 130 nanometer analog die. Thanks to such capabilities, heterogeneous 3D ICs with TSVs are expected to have a broad impact in such areas as networking, graphics, mobile communications, consumer devices and computing.! i3 R2 `+ z8 ^& ~5 Y4 O
0 l: F1 K* ]% D @( Y4 ^/ DRead more |
|