|
Moving 3D ICs into Mainstream Design Flows4 M( [8 L; i, d9 G) s! z+ H& G
Chi-Ping Hsu, Senior V! ice President, Research and Development, Silicon Realization Group, Cadence# C9 ^/ H; v- I7 I J8 a
% w% o3 ?6 d. F* ]0 T% ^
Volume production of 3D ICs with through-silicon vias (TSVs) is expected within a few years. Early adopters of this new technology can expect higher bandwidths, lower power, increased density and reduced costs. But without “3D aware” tools and a mature supply chain ecosystem, 3D ICs cannot move into mainstream IC design flows.
4 e$ R+ K6 Z$ E% [$ H: ^ ~$ Q0 Q% j5 Y) C7 E6 {. E
3D ICs are attractive because they enable an assortment of die, manufactured at various process nodes, to be stacked. For example, a 28 nanometer high-speed digital logic die could be stacked with a 130 nanometer analog die. Thanks to such capabilities, heterogeneous 3D ICs with TSVs are expected to have a broad impact in such areas as networking, graphics, mobile communications, consumer devices and computing.0 Z& \! v& y6 y2 \
/ x0 b% D9 {$ a$ L# Y5 g( n0 p
Read more |
|