|
就是我在跑Modelsim的時候& _% l7 O' a$ u- R' D
7 w! E, j, ]' Q
會出現以下訊息
6 F- a& j1 O4 W$ r% L
: J1 K9 U; k4 S4 M8 d# G) H7 J) i. `" m# -- Compiling module LD_feedback_06010 o# d# ?( }' f5 L, M3 @
# ** Error: ld_feedback_0601.v(29): 'bias_set_t' already declared in this
Y( [/ H# Z& ~" i- Yscope (LD_feedback_0601).% U9 p, w0 ]' n L
# ** Error: ld_feedback_0601.v(1): Identifier must be declared with a port9 v9 j) l* c4 P
mode: bias_set_t.4 `. d. o u4 r4 R6 R; A
# ** Error: C:/ispTOOLS7_0/modelsim/win32loem/vlog failed.( k m7 ?; j9 Y. ~- F3 R4 ]& C
! M& V6 D8 H* a1 U0 j他指的是我bias_set_t宣告上有問題
" P" P) Y9 f, s7 o3 j o( N* J( A% E3 X: B5 g1 ?8 C- N1 W7 T. c g
可是我以前這樣宣告都正常阿 ~"~
* \: I; o5 I7 b; _7 i) e
# s( z/ `8 ?# Z; t) S2 L' V5 i2 \0 _% {1 g" P- E
感謝解惑~% H0 ], `) [' V/ {; v7 V
( N+ n) d+ V1 I9 _" [...........orz
- N6 s; l @6 R" r
& b6 n U7 X. |; q=============<程式碼~~~黃色部分~~~!!!>==================
# R8 {7 y$ B& h5 ]5 {, F) ?module LD_feedback_0601(clk,rst,E1,E2,p,q,p1,q1,bias_set_t,show_a_t);
4 b8 j5 K4 l! B" w1 {2 d& i( T3 ^1 }$ U0 Z6 R, u2 f
6 r) B& R. M, J6 C* W l
d5 k8 ^' ?, V* d" W
input clk,rst;6 Z" w8 B" c) b- `- x
2 n& n" i5 Z% w4 O% f1 t5 ^* ninput[7:0] E1 ;8 v% Y+ P" w9 o j2 |& j+ C
input[7:0] E2 ;
. z8 R, ^( ? |. E# minput[7:0] p ;6 J9 ^2 p$ ~3 x9 D
input[7:0] q ;
. _9 c0 W8 s; a* {8 [5 \input[7:0] p1 ;" k$ {* E7 \6 T9 s
input[7:0] q1 ;) a6 G6 D6 K+ e! t7 E; \
' D' y) @! f2 E/ q3 H
- b; R/ c; N% o3 K4 Lwire[15:0] k1;
* F( W: P' v- \! \wire[15:0] k2;: Q( O& n' F7 X! L
wire[15:0] k3;
8 b ~' p& ]2 {' r' i* L' N9 zwire[15:0] k4;" R# Z+ N. l7 `# j* N; i
1 a r3 ^0 w) Y7 R! B1 X4 Y. f( c" M' B3 p! @. h: B
assign k1 = E1 *(q - q1);2 \+ P- w+ n, v6 v( E. a
assign k2 = E2 *(p - p1);
" q# t; @# k9 A/ ^# Y8 A0 u( xassign k3 = E2 * p1;) k- T$ q/ V! ?, s6 j2 |3 B3 U
assign k4 = E1 * q1;
! j6 V9 k. o3 U) m& ^# n. J( g& g% p( X4 K4 o! {0 v+ K
//////////////////////////////////( W0 i9 o& [( n$ e) C
reg[7:0] bias_set = 8'd8;- v( W0 M5 L$ z+ s$ d" {6 Y, T+ t; \) V. p
wire[7:0] bias_set_t;" Q' }/ L3 I% h
output[7:0] bias_set_t;1 J( n" t% `7 v" I0 |/ N3 ]
6 A Q+ Y; D1 Uassign bias_set_t = bias_set;) U5 }- P( B2 }6 {+ Y: J; ?) s1 I
8 y d" i- F# v% I
) O/ x+ c, J& |
reg[3:0] show_a;
n$ y: P0 D houtput[3:0] show_a_t;
0 `: r2 o2 k7 z I2 @: N, xwire[3:0] show_a_t;2 d7 l, H$ s! r& A
1 H3 `4 X# k# o* _7 P$ g8 y. `
assign show_a_t = show_a;6 P1 n$ [, A% Y* g! g
//////////////////////////////////( }* M* m5 o# I5 v& l. W6 t
, S2 J6 k# _; Z
always@(k1 or k2 or k3 or k4)
! u" ? h5 X$ _5 c& I2 j m' H, R2 W7 D- _# B" T& o
begin( i0 g! q9 _6 z3 y
if(!rst)
3 s7 Q/ h2 \" f. m5 i9 F begin: M7 L7 L* F& y5 r* K7 e2 T: S
show_a = 0;
. ]! l. v! l+ l! o) E0 z d5 q- b bias_set = bias_set;8 Y* |3 M# q8 u3 j: M! e5 D
end , f; y* v/ T- r4 ~7 F, R" X, e- b
else if(k1 == k2)% x, \5 p% ]( C. ^6 b/ n
begin9 h! t- T( c. D2 m" b
if(k3 == k4)
4 y$ x/ u1 a* \! ]7 b1 H! _ show_a = 3;
0 }/ F1 x0 \/ O! n2 S! v8 h5 u else if(k3 > k4 || k3 < k4)
) p( Y! |9 F+ w% i4 [& m' U begin9 b" ? M& _: f1 ]& Q! `) v
show_a = 0;* D6 X2 G! g; K# v4 N
bias_set = bias_set - 1;/ k6 {- U! A: s' r; o4 |2 K* F. X2 p
end1 W4 W I; L7 Z7 \; @
end |
|