|
Sponsor; Q3 s* G; e8 U' R
Test Technology Standards Committee of the IEEE Computer Society
8 f$ r9 {3 [" @' B( R6 e2 pApproved 14 June 2001
/ w7 t$ h- {7 }; I& V2 W7 \IEEE-SA Standards Board
( f2 i5 V8 U2 x- [& iAbstract: Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and8 v, k& r3 [ O" [& y& _9 @4 }! d
support of assembled printed circuit boards is defined. The circuitry includes a standard interface }- W+ S2 O4 N5 L& f: P
through which instructions and test data are communicated. A set of test features is defined,
8 c1 D x/ m7 _9 cincluding a boundary-scan register, such that the component is able to respond to a minimum set7 o8 P8 d8 H2 }9 A
of instructions designed to assist with testing of assembled printed circuit boards. Also, a language
4 Q+ n. O# x E# Q+ b' u, qis defined that allows rigorous description of the component-specific aspects of such testability features.
& a! E: J+ ^& y& @
2 l# Z j4 ]7 E' F/ UKeywords: boundary scan, boundary-scan architecture, Boundary-Scan Description Language,
4 W$ B7 x; y T2 n) w0 y/ xboundary-scan register, BSDL, circuit boards, circuitry, integrated circuit, printed circuit boards,
' c6 l. @+ ]7 @. G* V3 j) OTAP, test, test access port, VHDL, VHSIC Hardware Description Language
/ v2 E5 b! x* _7 w; M9 d: E; U$ U& k D W) F8 b; M
|
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|