|
就是我在跑Modelsim的時候
8 B5 {0 E: E, I0 ~& t" J5 U( f
6 l1 ]6 d% D2 S6 ^& F |. ]會出現以下訊息
, m, ~" ]8 u( b$ {' j. r( n# I
1 p3 S5 G0 ?- Y# -- Compiling module LD_feedback_0601: o3 q7 |5 I4 o" B V' R' K+ a
# ** Error: ld_feedback_0601.v(29): 'bias_set_t' already declared in this
6 `. u4 }2 W' l6 H @& tscope (LD_feedback_0601).
( U8 ~2 v B/ ?1 Y1 w U, ?% l# ** Error: ld_feedback_0601.v(1): Identifier must be declared with a port
$ E/ p5 g. m+ f; q( _mode: bias_set_t.
; }; x& z( Y* {& d, g6 h9 ^( j# ** Error: C:/ispTOOLS7_0/modelsim/win32loem/vlog failed.
. Q" k4 C% s( U$ T6 k6 c6 g
9 o6 ~! Y+ X1 O他指的是我bias_set_t宣告上有問題! V& |: I: a: U# I
. c7 K- Q' y" A1 S. B' ]
可是我以前這樣宣告都正常阿 ~"~
3 ?) W; d3 x% W1 {6 [ B, h
. E* K$ m9 T2 D% Q+ _6 k: v; M% G- e E' ?
感謝解惑~
7 v. i& x0 s* Z2 S' A N6 x/ C9 V' N
' ~- ^) X- t3 D* ?% V...........orz' }* x. ?) P: j0 ~
0 ]# \4 [6 G/ ?; d=============<程式碼~~~黃色部分~~~!!!>==================
8 _1 X" N) f! \8 D$ C/ _ Bmodule LD_feedback_0601(clk,rst,E1,E2,p,q,p1,q1,bias_set_t,show_a_t); r% _6 X" q% ~; Q8 o* ^
6 ?* q, K3 }! m- h5 X9 }2 p4 z7 ]+ ~; k) _
& g q5 ~" z+ J0 \& rinput clk,rst;
* K4 x2 Y8 f& y E( Z3 e, [& j0 p" k8 {. }, c$ K$ r' C
input[7:0] E1 ;
2 t" ?* E- K6 Rinput[7:0] E2 ;) n9 ~, g% m2 b8 W- m& F+ [7 k! r( l
input[7:0] p ;8 S& S, A T* s" m6 L3 B
input[7:0] q ;6 e2 I! A- E( w2 K C0 I1 Y. Y
input[7:0] p1 ;" U# Y7 p- F$ W; g5 J
input[7:0] q1 ;
/ e* V T4 t, J# I, y. y$ e1 v- R. s. d" p; R3 F+ N# J2 x5 D2 \# y
& s9 N3 Y' q4 R+ _1 d
wire[15:0] k1;6 L9 g( {7 E% O. S# U- u
wire[15:0] k2;
& x. T0 _0 o0 X Kwire[15:0] k3;
( z% b+ m2 o: p# Wwire[15:0] k4;$ ? _; S* A4 [
' [: Z. D- E7 W6 _9 r8 r0 q) b5 W8 M+ |
assign k1 = E1 *(q - q1);8 ~" i6 v: u) h5 _) h1 N, c
assign k2 = E2 *(p - p1);
+ P: m4 a: I% C+ Sassign k3 = E2 * p1;
4 r4 h r* p! \$ h1 n% jassign k4 = E1 * q1;# G `# {4 ]" Q+ {
! k5 F/ R% q1 S6 x# @1 C//////////////////////////////////
! m: O* O9 b) F+ `% Breg[7:0] bias_set = 8'd8;
4 b, A. \7 O7 |- y( ?wire[7:0] bias_set_t;$ [: s9 {9 e! w% x+ d
output[7:0] bias_set_t;/ y1 z6 l& p! Q, w/ ^$ x
, h, B# u! w- @" {2 W# eassign bias_set_t = bias_set;5 _& R; r' n X* T, |+ i' C q
. B. ]: a* j U+ e7 x* `, w4 U
' T1 U( S$ g2 F! Z3 X
reg[3:0] show_a;" R0 C. K4 [2 ]/ f' j
output[3:0] show_a_t;1 I; Q* G' r' r! ^. y
wire[3:0] show_a_t;) q4 I& h! K) {" M! ~0 O
! G* ^2 i# M3 F- f! i! ~$ i8 D" Yassign show_a_t = show_a;4 n7 L x; _3 q8 s* i
//////////////////////////////////
# [/ [' a" R5 r5 Q- X
3 J4 S ]! b7 @& P$ x; s0 d7 Jalways@(k1 or k2 or k3 or k4)
8 f' |' A0 J4 R/ i
( @% N1 u! C' P- y! Tbegin
8 Q! v! B, R9 E if(!rst)
" M; b) L4 E* ^" D begin
5 P; s, T J$ V* T' }* o show_a = 0;3 R# D4 G* ]- P( ?1 ~/ S* c3 p
bias_set = bias_set;
% k1 C2 x8 x U) D end
; l$ o4 N8 [1 N" n* \! D; U; R else if(k1 == k2)
) e/ z# y& F/ o1 N, v0 x( ]2 R begin
2 ^1 G% Y+ s ^& ` if(k3 == k4)
) l x3 Y' l7 d( O8 t) ]* Q& O show_a = 3;6 K+ h0 Z L: L& D% l4 y
else if(k3 > k4 || k3 < k4)
; G8 o& N( a0 t0 y begin
0 B$ o. f0 S% H6 s' V2 L- c& W show_a = 0;" j" F& U% V6 f3 N0 F8 }& ]
bias_set = bias_set - 1;
" k# v& F% k) D2 ~" D end9 }+ }' `, L( A' W
end |
|