Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 3013|回復: 4
打印 上一主題 下一主題

[問題求助] 论文翻译

[複製鏈接]
跳轉到指定樓層
1#
發表於 2008-4-21 13:36:31 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
soc的博士论文翻译,很多专业词汇偶没有头绪,求帮助:
$ p7 c; g* h) x' m* U! P: F
5 Z/ q; v# H# l& r4 wMulti-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
發表於 2008-4-21 16:25:34 | 只看該作者
Can it find in IEEE ?
. K1 Y2 @" O7 cPlease give me the full name of  博士论文 , let's try to solve it
  D) s; D4 Q+ e; h9 }: X7 A
+ @) `0 z$ u) s" \! D$ V[ 本帖最後由 masonchung 於 2008-4-21 04:29 PM 編輯 ]
3#
發表於 2008-4-21 23:56:35 | 只看該作者
這應該是APR的論文
% y6 M$ w5 A1 e. [. k5 w9 @
# J7 j0 J+ q* o  L, N1 c% }  X2 [# f! h
Abstract:+ X( z: q7 m% c& i$ y1 g/ N
Parasitic interconnect corner methods are known to                    
! \& q) O; \- l, ]. k: k2 ?  fbe inaccurate. This paper explains the sources of their errors and$ q& j# k$ ]! u1 x2 A
shows that errors in excess of 22% can occur in the predicted
2 J* |' t# e8 s  Y  _4 Ncorner delays of a multi-layer stage in the presence of process
. Q) J2 P0 ]4 `variations. It is shown that exhaustive corner search methods are8 c' U% E0 t, {+ k, I1 d
infeasible in practice as they have an exponential complexity in
7 T% n: R0 b! X3 x8 Nterms of required SPICE simulations with respect to the number! t: I* X/ R% M; E* z! h+ X
of layers a stage is routed through. This exponential complexity
8 Y7 L, S; ^8 ]8 Zis reduced to a linear one with a new simulation-based search
; M% R. u1 |( V6 W. S: o; fmethod with the aid of stage delay properties. The ideas behind
4 Y6 m# Y. y; h, s) |the simulation-based methodology are shown to be expandable: j4 w6 m' Q: k8 Y  |2 x
to an analytical-based multi-layer performance corner location2 [/ }! I# h3 z4 O( t* |# G! x6 _5 s
methodology. The simulated best/worst case delays based on these. j0 Q4 ~. ~7 |9 @; R. M# }' C/ {
analytical corners produce errors below 4% as compared to the. T- H% W* y0 p1 K
exhaustive search simulation based method.3 w3 C, m3 p8 o5 ~
5 m8 p" V' \" G
[ 本帖最後由 masonchung 於 2008-4-22 12:01 AM 編輯 ]

本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有帳號?申請會員

x
4#
 樓主| 發表於 2008-4-22 12:28:19 | 只看該作者

偶是门外汉

对的哦,就是这篇
" e+ g; C; @% @4 T很多专业词汇我不懂怎么翻啊
9 w4 ?: n: u3 y4 E# w0 A, u
( Q8 ^9 z5 G, r- athe name of this paper:    Multi-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis* u& {& n9 a# p8 k2 q9 T: n
5 F1 ?, d  i5 Q; ?2 W9 m
比如说:
5 T# @2 C" |8 _5 z4 ?Performance Corners
4 l( n. |1 E  w, Z, |7 p+ c' M  mVariation-Aware
9 s- {5 k6 K% ]- z! qstage
$ j" |- x& u4 Y% @1 c8 ?corner  o9 x$ u! V; }- J- t
之类的
+ q$ K( K5 [/ `: y' G+ i. i
0 D5 y* l, J* o5 Ntx们帮帮忙啊
5#
發表於 2008-4-25 21:20:49 | 只看該作者
建議你可以到EDA設計或RD討論區發問
6 K' X  B4 N/ J或許可以得到較多回應哦  ^^
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-6-8 09:57 PM , Processed in 0.129516 second(s), 20 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表