|
Senior Digital Design Engineer
2 A: N5 a9 {1 F k7 Y) k5 {4 u O C/ t+ M" U b
公 司:A famous European IC company
9 ~! } d. ?3 R7 H4 |' @工作地点:上海
4 T$ t2 \( I$ `
g3 t4 }( Y# L8 M, L7 r! \1 nJob description
3 Z7 _. L. E! K- define system partitioning of s/c circuits and system $ o, o# ?8 _( V; W5 t9 ]1 ?
- define HW/SW co-partitioning
- _. E- c& y% p4 [3 j7 Q- provide technical feasibilities based on system simulation and/or FPGA based demonstrator
* t. R: e: G4 A- z. Y- propose new technical solutions on s/c and system level + H9 ^ I/ E" A) Z. p$ ]
- design digital part of mixed signal (smart power) ASICs
2 H! I/ U; Y5 b9 {9 D- close cooperation and interaction with international teams
p$ \; s, P* Z8 C( F- coach junior engineers
4 c3 @- ]. f) ~" n; u* m3 S
! y7 Q u: S: z# r9 eRequired knowledge competencies and attributes 9 q8 q, O' b5 c1 _% l
- master degree in microelectronic circuits or systems, Communications, Computer Engineering (or equivalent)
. B9 _' i0 c2 R: [3 ], P$ |6 v E& }- > 5ys experience in digital design " ~7 \' Z* S! E& i2 E5 Q+ W
- good understanding of ASIC mixed signal flow (Cadence based) 6 o6 W# |+ z0 K
- strong background in HDL coding, verification and toplevel integration p6 J2 H1 K. k3 R: s+ |4 l* C z1 D
- good understanding of communication interfaces used in Automotive (SPI, CAN, LIN, Flexray) : r3 I) h8 N* U7 `, O
- experience in FPGA development
- S% r: J _# o( J/ Q6 u8 J4 b1 h( G- very good communication skills (written, oral)
" O8 m. P# C! \' w$ J- self motivated and high level of flexibility
, N- F3 @% M0 N/ g" \/ E6 q- foreign languages: English, German (not a must) |
|