CMOS Transistor Layout

semico_ljj

CMOS Transistor Layout
/ X* s9 j& d3 w
Copyright © 2005


Table of Contents
/ V& O7 G5 P5 b% @( Z* Y2 j2 R
4 V9 j/ o2 d4 @; e# @# IPreface
" U, E$ j- m1 p9 }1. Introduction .................................................................. 1
7 L& M0 u  {! D3 o2. MOS Transistors ........................................................... 2
: e/ \6 k9 {' r6 j6 K* r3. Fabrication of MOS Transistor ..................................... 5
4. Layout a Single Transistor .......................................... 11
; X7 v; R+ x/ H+ b& s* F! yFirst Stroke The basic transistor layout ..................... 12
# F* `+ D9 @8 d, a2 }  a# o1 VSecond Stroke Compact the transistor layout ................ 13
" Y8 D' P8 Z9 x" _/ n/ u& gThird Stroke Speed up the transistor ........................... 17
Fourth Stroke Clean up the substrate Disturbances ...... 20
( l% P3 w: w1 F2 EFifth Stroke Balancing area, speed and noise ............ 26
. Z+ }: _+ ]4 {6 r# Y; l8 BSixth Stroke Relief the stress ...................................... 29
5 F: G7 u" m4 fSeventh Stroke Protect the gate ...................................... 30
Eighth Stroke Improve yield ..........................................32
5. Layout Several Transistors ......................................... 34
6 P. P5 [/ l0 l8 c7 R8 xEighth Stroke Improve yield...........................................35
7 ~) ?( d/ }& p' M* }2 K1 z: ~& BRe-visit
Ninth Stroke Close proximity .......................................36
Tenth Stroke Interdigitated layout ............................... 36
Eleventh Stroke Dummy transistor ................................... 41
& }9 o  V" J) ^4 T* F9 o& ITwelfth Stroke Two-dimension interdigitated layout ..... 43
Thirteenth Stroke Guard ring for the matched transistors ... 45
6 U) b! U- {2 VFourteenth Stroke Keep NMOS away from N-well ............ 45
Fifteenth Stroke Orientate the transistor ........................... 46
Sixteenth Stroke Match the interconnects ......................... 47
Seventeenth Stroke The unmatchable .................................... 50
6. Verifying the Transistor Layout ................................. 52

[ 本帖最後由 semico_ljj 於 2008-11-1 04:01 PM 編輯 ]

semico_ljj

这本书的下半部没有找到，不知哪位有的话可以共享！谢谢！

semico_ljj

Preface
Many IC design books emphasize on circuit design theories and there is
little coverage on custom circuit layout techniques. Hence this book is
specially written to focus on the custom circuit layout techniques. It is
an easy book for the custom layout engineer as prior knowledge on
circuit design is not necessarily required to understand the content of the
1 ^9 O! Y' q0 X2 Obook.
& E4 @! I5 m0 p2 y9 _# ^This book is written for two groups of audiences – New & Experienced
custom layout designers. The new comer to custom layout would benefit
! F  s/ y2 k3 @; P+ l8 ]& `from the wider perspectives in implementing the design to a layout. The
1 Y, b* O/ ^+ p* H0 k- kexperienced custom layout designers, on the other hand, will have a
better appreciation of the rationale behind the layout practices.

semico_ljj

这本书Layout基础知识讲的很不错的，可以好好研读一番！

meis

請問一下 " CMOS_Transistor_Layout_KungFu.part2.rar "   為什麼 ? 這個檔 無法下載ㄋ

meis

請問一下 " CMOS_Transistor_Layout_KungFu.part2.rar "   為什麼 ? 這個檔 無法下載ㄋ

下載解開 為 0K  可否告知在那兒還可知 part2 data ,  謝謝 !!

meis

我已下載  " CMOS_Transistor_Layout_KungFu.part2.rar "  但是 解壓縮 候   0k  沒有內容  , 請作者補上內容  ,   感恩  !!

ychchip

Sound good although the material is not whole part.  It is helpful in beginer of ic layout.
  U  I0 R  u+ @0 ZI appreciate that the author and the poster contribute the material .....