A multi-level approach to low-power IC design

masonchung

The concept of power-efficient design is certainly not new. Low-power design techniques have been employed for more than 25 years, particularly in the areas of watch circuits and calculators. What is new, however, is the requirement of both very high performance and low power at the same time. In some cases these requirements are motivated simply by the need to extend battery life, while in others they are driven by the need for thermal management.
8 C: C- b0 J$ M( Z# m8 m" _* v4 DThe need has not gone unnoticed. Low-power IC design has become an especially vibrant area of research and development, resulting in advances in low-power fabrication processes and circuit techniques, dynamically programmable power supplies, and power efficient microprocessors. A new generation of computer-aided design tools developed especially for power efficient design is now available to help engineers optimize power at most stages of the circuit-development process.
9 f5 M5 F  }# z0 D4 x3 y; D$ |  P. j
( G8 L5 ?3 q( c1 B# r8 S9 khttp://www.sequencedesign.com/2_solutions/IEEESpectrumFeb1998.pdf
% H+ m$ L8 V4 H4 r/ B- D
. x6 f. c$ a" j% s% M: L4 i[ 本帖最後由 masonchung 於 2007-1-22 05:54 PM 編輯 ]

jarodz

Synopsys had a "Low Power Methodology Manual - For System-on-Chip Design" ebook on their website.
If your company licensed their EDA tools, you will have a legal host-ID to register a count to download this book.
: a* F! Y! K% M) M. i3 C$ E
2 K# t1 O- V" e+ z8 u2 B& l) MSincerely,
" L- A! \! K0 d" R4 \5 tJarod