|
Staff PnR/CAD Engineer t! f3 M1 @# g o# u) G
公 司:NO.82-A famous IC company# `9 Z8 w6 E& h, N
工作地点:上海% d6 R+ ?3 g9 L5 e4 B
. g+ J+ p% j1 X# Z$ D q* _Responsibilities z; U: A9 H8 i5 g. n! `
1. IC Place and Route for designs up to a few million gates in deep sub micron technology, with advanced low power flow; Timing, Power, IR drop and Noise analysis
7 J2 _% g, c5 ~8 ]7 y2. DRC/LVS command file, rule deck and chip tape-out handling and support;+ v! P2 s- L0 q7 l5 t+ q2 h. H
3. IC-CAD tool and design flow support
3 A9 z1 T% b; M) D- c
. a# b0 ~1 n' S. \- PMandatory Skills
0 ?. @* X) e" |) O" D/ V1. Place and Route in deep sub micron technology; timing, power, IR drop and noise analysis
: E* ?6 b$ c# ^2. In depth understanding of IC layout and command files, IC process flow
3 m0 {2 f% G, F- [5 R3. Good knowledge of Linux/Unix and ICCAD tools3 _! X4 B0 _9 E- a) ]/ P
4. Good knowledge of digital and analog IC design flow/ _5 [, C/ K% I& i* H- n
5. Scripting language and file/database conversion techniques
9 a! [; ?0 P( t6 e! b- n, W' h j6. Fluent in English$ l! J$ P) S; i) d3 H- j+ k
4 s6 D% e' r6 Z
Preferred Skills
, R+ W* i$ y# f( B' I1. IC hand-crafting layout design4 G) g h' S+ ^! Q, ]
2. VLSI design and verification
5 e* u; D5 T5 x% U3 Q! }3. Library design and characterization' N6 G- l: H1 \( O3 R
2 T8 w7 S# ^ Z8 h' a
Education9 w0 H7 U/ W* }/ W7 T) I+ i
University Degree of Microelectronics, Electrical Engineering or Computer Science,
s* @0 H- G U E- xMaster degree preferred
+ |) c5 K. Y) w9 q( Y3 D, U- O
, d4 C! I: m( P GExperience
0 }+ Z# u9 U! A( k8+ years of working experience, 2+ experience in US or Europe based ICCompany.
4 P# x+ e: |$ H( U$ c6 _3+ years of experience in Place and Route0 d7 `) y, @, x8 d2 h
3+ years of experience in IC-CAD, CAE or tape-out handling |
|