借鉴一下RF ESD Design in 130nm CMOS

semico_ljj

An ESD-Protected 5-GHz Differential Low-Noise Amplifier in a 130-nm CMOS Process

Abstract- A novel ESD protection design for radio-frequency (RF) differential input/output (I/O) pads is proposed and successfully
% A# `4 W3 x) f5 ^applied to a 5-GHz differential low-noise amplifier (LNA) in a 130-nm CMOS process. In the proposed ESD protection design,
an ESD bus and a local ESD clamp device are added between the differential input pads to quickly bypass ESD current, especially
under the pin-to-pin ESD-stress condition. With 10.3-mW power consumption under 1.2-V power supply, the differential LNA
with the proposed ESD protection design has the human-bodymodel (HBM) ESD robustness of 3 kV, and exhibits 18-dB power gain and 2.62-dB noise figure at 5 GHz. Experimental results have demonstrated that the proposed ESD protection circuit can be co-designed with the input matching network of LNA to simultaneously achieve excellent RF performance and high ESD robustness.

遊客，如果您要查看本帖隱藏內容請回復

Chandler_Tseng

This is what I need document....
6 Q" a. Y' [7 k  `9 q1 U4 f; w
8 x) e: n" S" \; N3 \3 l
; Z6 o) e" T. Z: QThanks.

ksj116

i hope u can bring me some admirations.