|
IPextreme, Inc. / White Paper6 A! F; a6 u) V6 W0 s' `/ W9 q
) N r; _, ]. }
White Paper Content:
2 R( s, M* y: v" s; `" S) E' ~; C3 k% `8 A
The speed and density of today's multi-core SoCs have outgrown traditional debugging methodologies. To debug a system in its target environment, where problems often only occur, a debugger needs access to an enormous amount of trace data from various processors, buses, and signals within the SoC. Getting this data off-chip to the debugger in real time requires on the order of 100 Gbits/sec of bandwidth at the chip I/O, which is not practical using either dedicated debug pins or shared debug/functional pins. The problem is further compounded by the need to analyze all of that data.
2 H' ]% v8 W' ~3 l3 ]
# ?* O) d8 l j: h. IInfineon has successfully developed and deployed a technology known as the Multi-Core Debug Solution(MCDS)to address that problem. Using advanced on-chip trace techniques that include on-chip trigger generation, trace data compression, and trace storage, MCDS provides only the relevant trace data to the debug tool. Without adding pins to the chip, MCDS enables real-time, in-system debug and performance optimization.
' L4 a2 x, f/ r" w7 f' g2 q
& K+ V, M* ~% t5 V3 r8 b: y# j |
評分
-
查看全部評分
|