ALTERA TECH ROAD SHOW & 40-nm Process Technology

heavy91

Altera在亞太地區主辦免費技術研討會

2 A: W* N! @+ [- O2 I

Altera公司（NASDAQ：ALTR）及其合作經銷商將於7月2日至7月29日在亞太的12個地區舉辦2008技術巡展，系列技術專題研討會。通過註冊的人員可免費參加，巡展將強調Altera如何憑藉其最新的40奈米技術成為FPGA業界之領導者。
3 e1 @( ~" _1 T& v9 {5 }
! L! f$ k. u2 {8 P研討會將針對探討Altera最新的40奈米產品組合，是如何協助克服現今高階數位系統設計挑戰。並且現場將實際展示，Altera如何利用其產品使數位訊號處理（DSP）及嵌入式設計之性能更加，更能快速上市。除此之外，出席者還可藉由工業及軍事之應用瞭解FPGA的性能、成本和功率消耗優勢。包括印度Wipro和韓國ADIC在內的Altera合作夥伴將在特定城市中介紹並展示他們的解決方案。

透過此研討會，現場將可以看到各種創新技術的展示，體驗MAX® IIZ零功率消耗CPLD和Stratix® III高性能FPGA的功率消耗優勢，並了解Nios® II嵌入式評估套件如何於嵌入式系統中展現獨特的FPGA設計能力，以及Quartus® II軟體如何改善系統功率消耗與性能。
- |6 R) o! G; s' \
, v0 t3 L* X* \% ~* l4 L參加2008技術巡展盛大抽獎活動者，即有機會贏得一款價值449美元的Nios II嵌入式評估套件。關於Altera 2008技術巡展的詳細資訊，請瀏覽http://www.altera.com/tech-show。

heavy91

Altera and its collaborating distributors are hosting free, technology-focused seminars across 16 cities in the Asia Pacific region, from August through November of 2010. The seminars will be held in China, Korea, Singapore, Malaysia, Taiwan, and India.

Technology Roadshow 2010 highlights how Altera is leading the FPGA industry with its latest 40-nm technology. At these seminars, you'll learn how to overcome today's high-end digital system design challenges and enhance system performance with Altera's new product portfolio including Stratix® V and IV FPGAs, Arria® II GX FPGAs, Cyclone® IV FPGAs, and the latest intellectual properties (IPs) and solutions.

We will have presentations and demonstrations that show you how Altera® solutions accelerate your video and image processing (VIP) designs with better performance and faster time to market. You will also learn how to reap the performance, productivity, and cost benefits of FPGAs with real-life examples in applications such as next-generation Wide Dynamic Range (WDR) surveillance cameras, Industrial Ethernet solutions, and others.

Topics include:

• Introducing 28-nm Stratix V FPGAs: Built for Bandwidth
• PCI Express® Design with Altera’s Transceivers
• Easily Build Designs Using Altera’s VIP Framework
• Quickly Master Synopsys Design Constraint (SDC) Timing Analysis
• Using Altera FPGAs to Implement WDR Image Sensor Pipelines (ISP) and Video Analytics
• Flexible Industrial Ethernet Solutions on a Single FPGA Platform
• High Precision and Efficiency—No Compromise with the Industry’s First Variable-Precision Digital Signal Processing (DSP) Architecture
• Enabling High System Performance with Altera’s New Memory Controller IP

; q* J" q5 C1 |' P

View Complete Event Agenda and Registration Details

heavy91

Date	City
October 20, 2010 ; o6 B2 c: E- Y1 M0 M0 T2 N9:00 am - 6:00 pm	Taipei
October 22, 20109:00 am - 6:00 pm	Hsinchu
To register and reserve your seat, please complete the registration form (pdf, doc) and then email or fax it to the local sales office or authorized distributors.