|
A top-down design approach in IC industry comprises of three levels which includes: 3 D. c j6 u+ a( w) E# f3 X( u1 [$ o
IC design (circuit-level), model / device(device-level), IC process technology(fabrication-level).
- O9 k5 q% r: O' TOn the circuit-level,
. M- x( J4 [9 m: l* H7 W& ca compact model provides the external terminal electrical characteristics
8 h; Y6 k2 |1 V! E" y7 y2 `3 _resulted from the mathematic expressions of an electronic device.
* J0 a7 J$ V6 aThe external terminal characteristics (Pin Characteristics) includes terminal voltages, currents or charges,
9 w' G \8 a9 \; L! Xare featured as the input and output ports values.
" T" i X- Y4 [: N: ?; ZThe unknown ports values of a device are solved by a simulator when performing circuit analysis.
/ O' y" k" x6 N; {# ^* L F4 iAfter the structure and behavior of the individual compact model is specified, the description(structure and behavior) are % ~( J ?4 H. F0 Z0 G& E1 W
submit to the simulator. The simulator employees KCL and KVL to create a set of nonlinear equations. / e n6 X& T5 O' O
The nonlinear differential equations are not solved directly, but with approximation and iterative methods. Under certain
6 D4 V( T2 H" e4 ?: @approximation, the equations are solved with the Newton-Raphson method. The solutions are equilibrium points of nodal analysis.' K$ J* C* w" s+ T% \2 l9 l# }8 `# M
IC design engineers work on a higher abstraction level than the device(transistor) level.6 a% A" |' A% W$ @2 A& j' ]
In other words, transistors are the primitive components in the eye of IC designer.! c) t4 B5 d6 n7 d3 Q
A virtual symbol is the representive of a real device(component)., s! g; P2 r- ~2 W: |
For instance, transistor's compact model is seen as a 4 pins symbol. - A2 @2 q# ]" r
In Advanced Design System(ADS), three design types are allowed: schematic, symbol, and layout.1 Q) s: C5 `8 i6 \
Those designs can all be stored in a small containner names "cell" and a big containner names "library".
0 {5 k) Q) ?" l) d XIC designer works with the connection of some symbols in a schematic.
% P- B2 d k4 ~3 j. rEach symbol represents an electronic device (component). 2 k+ L+ A' u/ M9 `- K
; l- I1 k5 v. ^+ p3 G* X! W' a& L$ v- w& c# G! u
1 |) d* C# W- N! @' V6 [3 u9 gLittle knowledge of a device's internal structures and behaviours are required for IC designers. Because a device works as a funtional block. In stead, a device's external structures (connection) and behaviours are of concerns. , j( h3 G* l5 H: C+ C
On the fabrication-level,
* K5 J* b# e; w3 J8 e' Da compact model has the internal description of the device characteristics by means of a set of physics-based expressions with
* Z `2 }; I0 r# u# h$ {technology dependent model parameters. The physic-based model parameters values accounts for the actual behavior and properties " A) U6 d! S* R1 A5 b0 W% h6 B7 r- x7 ]
of a device are defined by its process variables such as: geometrical dimensions and doping profiles.
/ Q( o& l+ }. OThe true parameters values need to be carefully measured by the experimental setup of device characterization.
: |2 B* [( v) |, [* B5 \. LAccordingly, 8 h2 k1 _/ P2 k3 k G8 K0 p3 n" u
the verified compact models are expected to be implemented in simulators.6 b. Z$ ~! k6 L$ T2 \
Thus the modelling accuracy and computational efficiency that a simulator can provide to integrate circuits' analysis 1 ?0 U( f4 w; v
is the same as its implemented compact model. Meanwhile, a compact model is the most crucial process design kit, which plays as the interface between circuit designers and device developers. ) t" S+ J9 Q5 K" D& G# m
6 k& X% g1 }: g) G, G( d7 y
2 ?) z& n/ M* |5 K$ H
$ i2 v6 O) y5 D( x. U9 S4 H( ]; |) X f+ e
, s& C3 G3 R( B, ]
) P9 v% g. s4 K" q# K; ~
6 t/ T% _; Q# e, ~
/ ?) g' P4 X& m& K
' [" n) Z9 o1 \; v1 n* h: d" Y- |. d |
|