|
A top-down design approach in IC industry comprises of three levels which includes:
, L" y# M8 C3 O$ W, k {IC design (circuit-level), model / device(device-level), IC process technology(fabrication-level).
; R3 Z h, f% `$ C+ Y# |" HOn the circuit-level,
" P$ `" _. u6 r: L0 e- |- `: aa compact model provides the external terminal electrical characteristics 3 ~& \* l q. @- i) E9 M
resulted from the mathematic expressions of an electronic device.
3 t( o7 a" O- f+ k. l2 QThe external terminal characteristics (Pin Characteristics) includes terminal voltages, currents or charges,
8 K0 T# C9 Y( n- W6 ]are featured as the input and output ports values., Z* j3 r: M" A% ]% C% j
The unknown ports values of a device are solved by a simulator when performing circuit analysis.
) ^6 _/ e) ?- A0 nAfter the structure and behavior of the individual compact model is specified, the description(structure and behavior) are
+ p! e' H. V! |submit to the simulator. The simulator employees KCL and KVL to create a set of nonlinear equations. / m) @0 L; _/ _
The nonlinear differential equations are not solved directly, but with approximation and iterative methods. Under certain
: ?, e Z4 S9 ]9 E/ d$ q7 Z) Y( Vapproximation, the equations are solved with the Newton-Raphson method. The solutions are equilibrium points of nodal analysis.5 {6 E" Z! B+ i' d$ w' C8 @
IC design engineers work on a higher abstraction level than the device(transistor) level.
, k6 k1 G! e0 a+ u9 MIn other words, transistors are the primitive components in the eye of IC designer.) p" V9 n! G% u- F' s
A virtual symbol is the representive of a real device(component).3 b. O2 W! R2 o: u! K9 W" `
For instance, transistor's compact model is seen as a 4 pins symbol.
/ O! D3 X6 V9 f( NIn Advanced Design System(ADS), three design types are allowed: schematic, symbol, and layout.+ c* V$ r9 x$ |" }, i0 |& R
Those designs can all be stored in a small containner names "cell" and a big containner names "library".
. i" } A* ~0 |IC designer works with the connection of some symbols in a schematic.& }; K) s! s* N3 J& |. ^
Each symbol represents an electronic device (component).
. F: {; {1 L- f @- Y( {% O3 G5 I5 n' X4 h" l+ [2 m$ y1 T; h
, I7 t' g1 f# V4 s3 ~
6 E. ^. D0 C) b6 C/ M$ k" `9 g4 O
Little knowledge of a device's internal structures and behaviours are required for IC designers. Because a device works as a funtional block. In stead, a device's external structures (connection) and behaviours are of concerns. 5 S8 u. M& I) ^3 R
On the fabrication-level, 9 @, e$ w$ N& @- r' D6 X- N
a compact model has the internal description of the device characteristics by means of a set of physics-based expressions with
+ r9 @" T4 Z& g7 o# z5 ztechnology dependent model parameters. The physic-based model parameters values accounts for the actual behavior and properties
- q7 \5 i* _: ]% I1 x. d8 @of a device are defined by its process variables such as: geometrical dimensions and doping profiles.. |) P( ]$ i6 S
The true parameters values need to be carefully measured by the experimental setup of device characterization.
+ R f$ F3 U$ y/ M8 hAccordingly, ' r" P2 u% m5 M8 G" ?
the verified compact models are expected to be implemented in simulators.
0 K. l5 W4 o' @2 f/ U' ^$ j* bThus the modelling accuracy and computational efficiency that a simulator can provide to integrate circuits' analysis 8 D6 |$ [0 r1 O& b! u
is the same as its implemented compact model. Meanwhile, a compact model is the most crucial process design kit, which plays as the interface between circuit designers and device developers. : d5 O( W+ D+ ]9 ^- o
- M) {, D& o' I4 I* _& {/ y* R" j' i9 w
" q7 W" c" @( r3 P
/ D/ U6 C8 M+ l+ U- X. g+ t0 X$ g! X! o& I% m
/ ], _. Z( w- [# A4 @' U: z3 k
3 z: @9 p5 T- K4 H' G( A1 _
, D+ B8 P. w; _
: ~5 F" l) |3 C8 B |
|