[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
想請問一下大家!!
該怎麼設計?
以下是我需要的功能~
- Q' i1 Y6 A' p& \4 C$ y

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

: E. o5 s, d5 L! a, x& |& \& W

* {& ]& Y$ k0 `! F8 zThereare 5 pipe stages in our pipelining design.
/ A9 M, f' T- s: t: p3 ~It means that the input data can beobserved at the output port after 5 clock cycles.
All the stages must be readyto proceed at the same time.
When d_full is active, you have to keep the outputdata until d_full is disabled.
If d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
3 g+ J3 @: O% W; E% ZThe pipeline bubbles haveto be eliminated when d_full is active.
/ A. d; g0 n, Z. }7 E



) n! @# ^) S! C6 z$ T
- ]7 o7 x- F3 v2 Q' b' C' E
. G# r$ m4 N: F8 q3 |5 F# L

& K4 g' [" h3 z4 D) u- |1 u* L
; ], c4 P3 w2 C: z0 U) e

2 j) M6 |+ c& P! B# D# r5 K# k
* s( I; L1 ?6 C  |! [& K' D



: L; J: I0 O! _. v

7 f2 n0 o( K& n+ J$ q
, |. s+ V7 I; _' o& ]1 `& G