[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
想請問一下大家!!
該怎麼設計?
以下是我需要的功能~
5 {$ g, n; i8 N# U. X) J6 u) E

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

5 S5 R* F! I0 f6 Q2 v2 |
+ g2 J2 v) ?9 W
4 E1 B3 I0 s; ]! RThereare 5 pipe stages in our pipelining design.
9 J5 S5 H( C1 v' Q0 GIt means that the input data can beobserved at the output port after 5 clock cycles.
( Z: o. R4 E1 h5 e* NAll the stages must be readyto proceed at the same time.
When d_full is active, you have to keep the outputdata until d_full is disabled.
- H+ e2 O( B1 g9 iIf d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
The pipeline bubbles haveto be eliminated when d_full is active.

8 V& G) \' W+ E" h$ c/ |
$ h( q( }$ y: @' z% j8 x0 ^+ L: u
5 O8 f# d3 U- N( G& `: H" C+ u9 ^  v1 _6 \
! a1 v8 F3 x, U; r; ?3 Y, @
" s# k. u9 z3 N% k2 A

8 s% i1 }$ _8 d  r
, j8 x+ T  u' J+ c9 K' y4 b  D
) B' W% P( `. h7 C0 J! M/ _1 C

& n* j: }, u% \5 C7 C, @



' x2 O1 W$ c8 N* q! B; |. [0 |
9 k6 X7 [4 o$ I2 ^5 U" W% j