[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
想請問一下大家!!
# j- t- z% v5 i$ J/ _8 s該怎麼設計?
9 s6 Z, [: M3 H5 x以下是我需要的功能~

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

8 t- R2 t5 q! i
3 _5 o' ^' B% R$ y3 `5 c! ]. X7 R! N
Thereare 5 pipe stages in our pipelining design.
8 O% E$ y5 u' N' ^: H; l1 q1 DIt means that the input data can beobserved at the output port after 5 clock cycles.
All the stages must be readyto proceed at the same time.
  ~4 t% h' H. v2 J; Q& SWhen d_full is active, you have to keep the outputdata until d_full is disabled.
If d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
; U) E/ ~5 \' x3 n) W. M+ EThe pipeline bubbles haveto be eliminated when d_full is active.

7 M3 {; D8 h# m: x0 ?( Q9 s: ?* ]
9 e. t% {& A/ Q! \+ k  v5 c8 W
6 Y7 m+ v$ Z8 b


9 C* Y; P) U" [* D
) w4 l6 A8 s4 k% \8 d) [2 G9 `
# m! e; _# J) T4 r6 L4 U
4 O4 e4 ]/ |$ ]# t. d
' Z6 L( _. p) x

# F) O, l1 G! n9 H" m8 D

* H  D6 z1 j5 Z

) j& u0 ?$ K8 d$ W$ }+ x, a
! G+ j. Q9 K- R! U3 d2 s$ x- ]

7 P% f3 P! n( Y; j6 f" t