Xilinx Spartan-3 DCM

syuan08

我想要產生CLK0,90,180,270不知道是程式少打還是哪邊出了問題!
; b3 P5 m/ g, {$ S' v( }- L
想請問大家有沒有寫過相似的程式?


$ }' r% o# D2 p, A/ f6 \* Emodule dcm1(clk,rst,clk0,clk90,clk180,clk270,locked,clock);

# q1 {. J1 ?" m- ]) `: finput clk;
input rst;
5 r7 I+ p0 d, }
output clk0;
output clk90;
output clk180;
output clk270;
output locked;
output clock;
$ y+ I9 r& Q$ p/ U& T( t$ N$ O
  _  F! l: @0 @- i& m
" U1 ?, q5 G; b. \wire clk0;
wire clk90;
! P$ ]8 ^$ ?) B; l/ V" ~+ Nwire clk180;
8 K- z5 u1 g( Z! q' Y& j- ^/ K* mwire clk270;
wire locked;
3 \, C( K, N! Z  I' S
' M& g" p  I, ?* A7 Fdcmm instance_name (
    .CLKIN_IN(clock),
    .RST_IN(rst),
    .CLKIN_IBUFG_OUT(),
, q3 x5 v% F2 u* P" ?: Y; d. ^    .CLK0_OUT(clk0),
    .CLK90_OUT(clk90),
    .CLK180_OUT(clk180),
    .CLK270_OUT(clk270),
! ~3 Q9 M+ p" K6 d# w    .LOCKED_OUT(locked)
    );
' W9 z' n5 g7 Z* I5 E6 ?
endmodule
6 ^/ B6 e% {. U1 \7 E

7 o0 f. |2 k4 E4 {0 ?+ a
腳位:

5 `& j! ~5 {/ zNET "clk" LOC = T9;
+ f3 _! h6 R1 F0 ]2 hNET "clk0" LOC = P8;
NET "clk90" LOC = T10;
NET "clk180" LOC = R11;
NET "clk270" LOC = R12;
, {# ?4 w, K& k& G' G/ s; UNET "locked" LOC = R14;
7 U% L% t8 p6 v7 kNET "rst" LOC = R9;

sieg70

請問有看到啥咪錯誤訊息? 還是有怎樣的問題? @@