Xilinx Spartan-3 DCM

syuan08

我想要產生CLK0,90,180,270不知道是程式少打還是哪邊出了問題!

7 u( F' j9 u+ N$ b& G- W0 [$ q想請問大家有沒有寫過相似的程式?

" Z3 j4 C& j# X2 D. r5 G, k* P4 h# b
module dcm1(clk,rst,clk0,clk90,clk180,clk270,locked,clock);
' {; n+ n5 o1 i2 z! i
: `2 e% T% a! \8 D- H1 einput clk;
input rst;

output clk0;
output clk90;
+ G: \6 v& ?, L  t& _$ f% ^output clk180;
/ a0 {: E: Q6 [1 {1 U1 [output clk270;
output locked;
output clock;


2 B& c3 v% P4 g: b; ~; Lwire clk0;
wire clk90;
6 T: ]+ h3 d+ s1 Q8 a6 ~+ ~0 D5 G& j6 rwire clk180;
wire clk270;
# ~! `$ \; D! N: J6 N8 z4 t5 Vwire locked;
- c( z/ f8 P$ y' F* `# i2 Q4 \
1 @( H- G8 X/ R& \dcmm instance_name (
9 ?0 W- E' w9 w2 b/ t    .CLKIN_IN(clock),
" O5 n) t" `; i- b) H) v! g7 \    .RST_IN(rst),
7 `& [9 w( H( H; g. b! C" u    .CLKIN_IBUFG_OUT(),
/ M# O+ {) v" e6 k    .CLK0_OUT(clk0),
) d( D) t$ Y) C' E7 l    .CLK90_OUT(clk90),
    .CLK180_OUT(clk180),
0 A, P' i, v; k    .CLK270_OUT(clk270),
    .LOCKED_OUT(locked)
8 r! L4 {' b* W, z    );

endmodule


6 b$ W/ f: G# s' x2 f: K; c
9 x& w, D: W" M" N+ h腳位:
& x5 f4 t( J2 N: n: [1 ]& W
1 N7 U% @5 r5 H  g. ]4 Y7 kNET "clk" LOC = T9;
* I4 |" B5 v( M' d. a+ r  lNET "clk0" LOC = P8;
2 }/ \8 n% m6 }! W5 o5 ?NET "clk90" LOC = T10;
% d7 }. V! I& _) w. RNET "clk180" LOC = R11;
+ h( v5 i/ D! D8 l* ^* C: [+ [NET "clk270" LOC = R12;
( Z% |& D$ F+ R- eNET "locked" LOC = R14;
5 `! n) x* G9 [0 LNET "rst" LOC = R9;

sieg70

請問有看到啥咪錯誤訊息? 還是有怎樣的問題? @@