|
4#
樓主 |
發表於 2013-12-12 09:14:21
|
只看該作者
Senior Physical Design Engineer) I# f" r$ i9 q( E9 Z
公 司:A famous IC company! {: q! e/ l& o& W' g) j7 v3 S
工作地点:南京
1 s' |- Y& {3 G% E* k
6 r) K. s6 n$ T' Z, jKey Responsibilities ; R2 H+ [0 K0 M) S/ i5 `
Depending on experience, key responsibilities will involve some of the following: . E) n* y* i+ y; l8 Y3 a
IC implementation from netlist to gdsii, with synthesis, floorplanning, place and route, timing closure, and physical verification.
) k# M7 B; o' E8 [! f( D" f0 p. ~As a key member of physical design team, your will work on one of most advanced and the most complex chip designed.
6 |% o+ G8 L9 N) U' DLeading a team of physical design engineers and resolving the technical related issues.
* g9 Z3 Q) p6 e0 V `Crosstalk analysis, power analysis, and static timing analysis. 8 c+ `- s! r ^
Write scripts in Tcl to improve productivity.
- c! Q- A% `# @( m. } }* E& w V+ ?; s6 D! W9 k6 b1 m8 t9 j
职位要求
3 ^+ Q( N$ X- T$ b$ G: z- P' M* jExperience: 5+ years in physical implementation engineering
# m5 m3 d, K. w5 uEssential skills + l1 k* I( E1 O6 o5 Z B
MS in EE required.&#8226roven track records of working independently on place-and-route project running and DRC/LVS/ERC/Antenna debugging skills
9 Z6 ]4 o1 R. Z4 j* aExperience with Magma or Synopsys place-and-route tool set and physical design project implementation.
& y5 N! f9 `& ]& U t, aGood programming skill. Capable of writing Tcl or Perl.
$ z1 ?) D9 [. M# k sFamiliar with synthesis, static timing analysis. ( t: F: V! p# Q, b) ^( Z/ H3 a1 F
Self-motivated team worker, good verbal and written communication skills in English.
: L* y1 _/ b5 x% h9 UTechnical and team leadership proffered. Previous management experience highly desired.
/ @* ]) k; ~5 LExperience with synthesis, DFT, and verification is preferred. |
|