Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 32374|回復: 46
打印 上一主題 下一主題

[經驗交流] 台廠有哪幾家有設IC Design Quality Manager職務?何者最難?

  [複製鏈接]
1#
發表於 2014-3-11 13:09:36 | 顯示全部樓層
Product Engineer3 o9 A+ Y; K( U6 O4 w
公      司:A famous IC company8 V" Z9 A- B- t
工作地点:上海! l$ C0 y, ?" @% T- [% z1 E
# s8 j# ]) c4 c& z6 @
职位描述; [! L* X- u+ `7 h8 K( ]5 w
Ideal candidate will have completed BSEE , with 5 to 10 years experience in Semiconductor field. & _. a6 D7 b, O) [8 A7 R

# `7 [( I6 ]8 ^) K! S9 Z Candidate should have strong oral and written communication skills -must be english speaking. ) J) N% [3 h8 Z+ j& U+ f
$ u0 h( ~3 X" F  W1 w  v
Candidate must have demonstrated strength with analog circuits, and familiarity with typical lab equipment such as scopes, DVM’s, curve tracers, and function generators. Strong bench skills are mandatory./ M( y. P! V- _6 Z

$ ~5 T6 ^$ i. `5 v  r9 P Ideal candidate will also have ability to debug IC’s to component level from design schematics and plots.
  U2 \# H0 y8 B7 k  x7 {+ I, p/ D  j6 z3 x- `6 X
Failure analysis background is a plus. 5 v; {5 `5 h; v4 J3 c

: J; O' a/ G' d) u% X" M" j! j/ G, Y Candidate must also have ability to follow documented procedures, and must be able to work independently. Individual will report to management team in US.2 }/ }0 @- o9 q; p

/ e- m* m1 L% T" e) i5 A$ I( q Job function to cover all aspects of New Product Development and Yield management,including bench-to-tester correlation, tri-temp characterization using ATE equipment, trouble shooting and yield management
回復

使用道具 舉報

2#
發表於 2014-3-11 13:10:23 | 顯示全部樓層
Hardware Engineer
3 t) _; I- @/ W0 }) b# v公      司:A famous IC company
6 @( w+ w$ V- R# E( j; E$ P& l工作地点:上海/ C, m* K' P4 b/ |
5 S* c( M: l( _( }4 x0 K/ }9 n
职位描述" U# S9 l7 t% z
1.Be responsible for hardware system design, discuss with chip designer, understanding their requirement and design the hardware system(schematic, PCB and C program) correspondingly ' i0 L, g# [  r- g8 o
2. Testing the hardware system and provide test report * e) \  D0 R. d  o! i/ W* G0 Q
3. Debugging the system, discussing with chip designer and help chip designer debug the issues  0 c* l/ [3 W+ ~4 ?: w: J3 W2 B! D
3 q! r' v/ O9 D# Y/ w2 w
职位要求:
% A+ _' i- n1 H) _1. B.S. in electrical engineering or equivalent is required 9 Q* F. v$ x3 x% F" j& x
2. 2 or more years of PCB design experience is required ! Y6 T$ R. z! X3 p
3. 2 or more years of C programming is required
! i  X6 H( ]: ^- c2 U! j4. DDR knowledge and testing experience is required
+ H3 q7 s- ~; \$ d% {9 Z5. Experience of Xilinx/Altera FPGA is preferred 7 I6 S) m& K+ l
6. Experience of embedded system is preferred ! ?; ^+ \- Y. i- |$ _) h3 E; B
7. Experience of using multimeter, waveform generator, oscilloscope is preferred  . y* L9 }- Q# |! i! ~; F
8. Verilog coding experience is preferred  
. `( M( h& B! l% M/ Q6 _/ x  2 b" G7 ]  u* r  n, A5 P( M
PS:最好有 . DDR knowledge and testing experience is required
回復

使用道具 舉報

您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-16 04:11 PM , Processed in 0.102013 second(s), 18 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表