TSMC "Silicon validated platform for TAG Design"

atitizz

. L, A5 Y; ]# `0 w一個超低功率的 EPC C1Gen2 標籤  楊悟銘 博士，台灣積體電路製造股份有限公司  12p

Outline
RFID System Design Methodology
TSMC Ultra-Low-Power Platform
7 G: G1 ^$ [: F- i: }" t; J  ZRFIC Chip Architecture and ULP results
* V8 j% T" O$ U3 }: p, M  RConclusion

* Q" E+ E. N; Z- n8 j- M

遊客，如果您要查看本帖隱藏內容請回復