|
Analog / Mixed Signal Examples
; ?" b U' q% A6 ]/ h! j* n2 d5 p9 k) {, ~- t. i' y* p) k
Behavioral Models of ADCs$ O+ O/ I" ]9 M- B. j% ^
\ams\sampling\; sampling_101;
, e) B8 M' E/ q1 s Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2; * W6 a3 q* |# y6 z/ W' i
Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3;
; T* Q6 |# E) T' x1 M Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4; ; |/ q: v' N& ~- U
, L2 Y0 q3 W# S8 x% KBehavioral RF
V: V$ W% N+ j# b/ v3 W2 W Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;: u: n/ G- t' c
6 e; W' x( H: A9 ^6 }( mPLLs
% Z; V9 M/ k# C( c6 k VCO with phase noise $ cd
( o! N. E$ d1 m* b- v Pll with freq domain instruments $ cd \ams\pll;
6 g/ F9 i* I. [2 S; ~ Pll fractional with analog compensation $ cd \ams\pll; 7 \2 o5 T- G/ K: D0 O4 I0 u
Pll fractional with digital compensation $ cd \ams\pll; $ D2 b7 A! d* {5 E5 {! w- j
Pll optimization (Nonlinear Control Design) $ cd \ams\pll; # z( ?0 l2 Q' \ z- G0 M! T
Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing; 3 F2 r, H- J; | r" w0 t- G
Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|