|
Analog / Mixed Signal Examples8 L6 j% {8 D" l: b
: {& N: ~. y5 R- r3 J
Behavioral Models of ADCs2 O/ l( m/ ~( ?, M
\ams\sampling\; sampling_101;
9 f! B" H- D5 k% \8 q% s Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2;
+ L3 r# c4 ?" T. e" M% x Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3;
; I5 E( J8 I8 q" k Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4; $ I) J; w2 o; x+ }2 L6 ]
) v3 x u5 {' P6 {% W
Behavioral RF
. }/ B; r7 P$ O e2 w* m p Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;
( H3 q' I- f3 H. b, I 0 B* w% l+ f) J6 @% }
PLLs
$ {2 ~% R) b6 O, Y; G( W5 P VCO with phase noise $ cd
- d6 ~* ?, Y/ X Pll with freq domain instruments $ cd \ams\pll; $ R1 r) N6 d% p$ w
Pll fractional with analog compensation $ cd \ams\pll;
" P# F. M/ K" c; s8 V/ W. j Pll fractional with digital compensation $ cd \ams\pll; " v) F+ q! w/ _ Y5 Q) A
Pll optimization (Nonlinear Control Design) $ cd \ams\pll;
# B1 i: V- o- n Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing; - G: z$ L) G, Q1 H
Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|