|
Staff PnR/CAD Engineer
$ G5 f _% k7 }/ s1 ~" h% c公 司:NO.82-A famous IC company4 [5 D( K; H' c) p! d
工作地点:上海
7 O( d+ c4 B+ T* `1 a2 T& k
) z' A. ~3 E& C4 l2 {( BResponsibilities9 j! f8 F# \8 n" p8 j" i
1. IC Place and Route for designs up to a few million gates in deep sub micron technology, with advanced low power flow; Timing, Power, IR drop and Noise analysis2 C5 P; B/ e' l Y
2. DRC/LVS command file, rule deck and chip tape-out handling and support;
8 _% ?, d9 C& M, ?* @3. IC-CAD tool and design flow support, H$ K- [" w2 v
1 z& o3 q! A! @6 [, R: ~% `4 W
Mandatory Skills6 @, n( V4 B7 d5 D+ p: z: I+ b
1. Place and Route in deep sub micron technology; timing, power, IR drop and noise analysis. I2 Q; u) V% I0 _. f0 K& m
2. In depth understanding of IC layout and command files, IC process flow4 E0 E- ~; q" T+ n. R' c% `
3. Good knowledge of Linux/Unix and ICCAD tools9 E2 k& D: L- V4 N1 O2 q1 U" o, t/ G3 Y
4. Good knowledge of digital and analog IC design flow% s3 T9 P1 C9 K+ ?
5. Scripting language and file/database conversion techniques
3 c, `, \( p+ B" F; x0 F1 `7 R6. Fluent in English
. X( d$ S& Y) Q; H9 ]3 h' F% q& P
2 Q" C1 ?3 }4 V2 e& w A8 X' m( \Preferred Skills
1 Q6 u- r% j! `) h/ N) X* {( \, s1. IC hand-crafting layout design) `1 H9 I# x% G# { B5 C9 h; z7 j- D
2. VLSI design and verification* E3 n. I' J2 c6 o/ p; Y, h$ u7 a# t' c
3. Library design and characterization! r/ r( V! ]9 ?( T
x$ `" k5 w1 Z2 MEducation8 O# R! ?- o3 C( e$ P! q W1 e
University Degree of Microelectronics, Electrical Engineering or Computer Science,2 {( z7 ]6 t( X7 k! J2 m3 p
Master degree preferred
0 b. R+ F0 Q3 i, R) X( [; I! x, s8 r v
Experience
2 f; B' r' F2 w/ I6 j" U, e, a8+ years of working experience, 2+ experience in US or Europe based ICCompany.
6 V% K7 x+ w9 d& u4 o( Y& b3+ years of experience in Place and Route
$ r' V4 q; J8 y0 {. [3 ?( q/ ]3+ years of experience in IC-CAD, CAE or tape-out handling |
|