|
*Objectives" X. P5 l7 V i. w, G! K* V
After completing this course, the student will be able to:/ H; s! d* I' t- v6 |. B
Describe both the feature enhancements of the V5 over the V4,( |1 q) r: z8 ]9 D+ m
and
8 ~( j+ u- P4 n' BNew architectural features of the V5; a5 H; k0 S+ D) S/ L' y6 `
Have a fundamental understanding of how these features can be
# Q/ M& N; W+ }4 D* R/ _leveraged to bring about timing closure.. c5 U+ C: x5 d+ [7 v
*Agenda$ [; j: \% V0 C" N7 z) ?, V
Overview (15 minutes)
! @7 g/ ~+ w7 FBrief Description of Differences between V4 and V5 (30 minutes
& J6 w$ @* l/ d! ?* R, G9 I1 DV5's new PLL and Use with DCMs (45 minutes)5 K2 ]+ I+ Z3 G7 j6 J0 t
Lab 1 – Introduction to the PLL/Architecture Wizard (309 U9 ]" M. _. s2 w4 U
minutes)7 R" B# x1 ?3 `8 s _9 F% Y7 b
Improved Features in V5 (30 minutes)
2 l' ]2 `7 {# Y' @Lab 2 – Leveraging Improved Features (45 minutes) |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|