|
請問一下VCCINT & VCCIO還有其對應的GND 這些腳位是做甚麼用的啊??
, P5 ~0 E( c: A! M( h/ v8 E2 c( K
我已經看我DATASHEET上對這方面的說明,但感覺還是有點不清楚3 n% s. [0 y, t: W7 [; S: I
感覺上VCCINT & VCCIO好像只需要各接一隻腳就可以了,其他相同名稱的腳位都是相通的.....
- k+ k$ V$ R/ _" O5 r我的想法正確嗎??
7 n o1 h! |9 k, y; r0 k7 ?2 j) T3 |' M) O D% T
如果布正確的話....
& d; {( W9 F: A7 l能麻煩各位幫我做個詳細的解說嗎??: G1 [# q" C. f) f x7 z, K" ~- z( n
& l9 {$ D# v+ r
先說聲謝謝~8 Q1 s* G4 L( B, n9 @# g f! r/ B' m/ @/ H
: O* D! o4 B% e- W# K& `
/ N) x: b, K6 s/ A4 v' {4 W3 x) L/ x7 N* M j: m; F: u
----------以下是DATASHEET針對VCCIO & VCCINT所做的說明------------0 l) g8 Z1 j9 U. L3 D( v
7 w7 V% B9 G A2 U+ LMultiVolt I/O Interface
. @6 d1 q' v% t1 _$ w7 h! J0 R3 p3 }: d9 P0 {: H* Z4 O9 C4 y3 p; _
MAX 7000 devices—except 44-pin devices—support the MultiVolt I/O; {7 C) p! I% p, g
interface feature, which allows MAX 7000 devices to interface with
) ~& x* J' z. l0 k: U1 R( O8 Wsystems that have differing supply voltages. The 5.0-V devices in all9 h L" y ]; G, N4 j- W& n
packages can be set for 3.3-V or 5.0-V I/O pin operation. These devices
9 I( f% s9 J Q) Ghave one set of VCC pins for internal operation and input buffers8 x4 k C6 W' \2 J
(VCCINT), and another set for I/O output drivers (VCCIO).
/ J1 z6 R9 g {The VCCINT pins must always be connected to a 5.0-V power supply.
3 \; ]/ H& q1 R+ ~With a 5.0-V VCCINT level, input voltage thresholds are at TTL levels, and8 {" ]7 e7 _# J$ J/ C8 X
are therefore compatible with both 3.3-V and 5.0-V inputs.
+ Z; ?) s2 H$ P5 ]The VCCIO pins can be connected to either a 3.3-V or a 5.0-V power
8 U: v* R1 D7 A. h B! g% M& p- Esupply, depending on the output requirements. When the VCCIO pins are; V9 D' s5 L' j6 }8 Y
connected to a 5.0-V supply, the output levels are compatible with 5.0-V6 l+ C/ s: r2 l% z# S$ F( |
systems. When VCCIO is connected to a 3.3-V supply, the output high is9 u- {& s- X6 y- ?! T
3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices
4 u- y/ B: I, c7 I4 m* l$ T# R _! toperating with VCCIO levels lower than 4.75 V incur a nominally greater4 i# ]3 S8 N+ _, u: \: b
timing delay of tOD2 instead of tOD1.8 E) |! r8 U8 `$ K/ U
- G2 F: z ^4 u. T$ _* U# g[ 本帖最後由 jimcooper 於 2008-11-9 04:21 PM 編輯 ] |
|