|
Design of a minimum power, low-voltage supply fully-differential/ g8 j3 p$ G4 F8 e
transconductance amplier for A/D converters1 H0 p9 x" I' w/ ]
0 _7 ~, O$ ^ cBerkeley大學的,有電路圖W/L值,模擬圖,手算公式很詳盡
( L4 w7 ?) D! j1 p8 ? l: G給大家參考
+ r1 G0 f8 c6 PAbstract_Two designs of a fully dierential
3 @9 H3 |- i+ ^( p& {* U1 i* I) Rtransconductance amplier to be used in a rst stage
5 j$ I; `& m4 e9 M: X, {& Kof a pipelined 13-Bit A/D converter are developed0 e6 v. V6 J7 P, [; z( r7 n
and presented. A three stage amplier achieves the
" B; ]+ o' l: Elowest power design. The dynamic range specication" `) t: x0 Y% ^
is met according to the expression for noise power( l& o3 X5 V S q( { a1 I
indicated in the design specication sheet. In this5 X0 Q/ ]# P+ H p- F1 D9 r! b
report, anyway, we show that such expression is in-4 z( o9 J N! L7 O, K4 {! g& c
correct for a Miller compensated topology. A sec-
0 [3 _% y% M7 Yond design is developed to meet the specications ac-
/ c5 N6 m5 j6 l. c3 ^4 Icording to a more accurate expression of the noise7 ]$ X3 f# H q$ S
power. Much higher power consumption is obtained2 C& C; Q- m5 m
even from an optimized design. Miller compensation
- j& A+ R0 W( u$ O! W( ?techniques are inferred to be inadequate to address+ ^1 e/ V" H: L. Q. p
low-noise low-power specications. |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|