|
Analog / Mixed Signal Examples$ X! K8 l; m3 L0 v3 l. h
2 O8 x7 A* Q4 I) y& X7 MBehavioral Models of ADCs
: T5 w3 e5 w+ N: K8 q( K1 X1 Y\ams\sampling\; sampling_101;: E9 L8 n* d E8 L2 k
Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2; 5 ^* ?3 ~3 K w: F7 A
Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3;
( \8 \* K- D8 {+ ]; Y$ b Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4;
7 m6 N( p! [. h$ Q2 z9 D4 @
1 l. Z3 f/ v6 w" U: {/ uBehavioral RF
; L# i" _! ~# `& F Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;
y3 h. L, c) P6 k$ m, L) s7 V
8 ~6 {2 z. W6 R( a' BPLLs * c2 y3 E! }$ a0 m q2 Y
VCO with phase noise $ cd
+ A7 c, b$ c* {, Q Pll with freq domain instruments $ cd \ams\pll;
0 R9 \' G2 ^/ a Pll fractional with analog compensation $ cd \ams\pll; 1 [) d0 C( @, K; p T
Pll fractional with digital compensation $ cd \ams\pll; 8 o* w, j& H3 [6 O* F5 q
Pll optimization (Nonlinear Control Design) $ cd \ams\pll;
$ |3 M. o. g' q/ m Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing; : ?; c7 w9 V( |& b$ t2 I$ y
Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|