LVS問題 望大大指點

xjyy

使用LEdit90的LVS時，顯示This file is Binary.LVS can not perform iteration.無法進行對比，這是怎麼回事呀

m851055

是比對檔案中路徑的問題，若有需要詳細說明把netlist PO上來................

xjyy

原理圖
' ~# n9 g* V: g8 `  X# a3 H& F3 U* SPICE netlist written by S-Edit Win32 7.03
* Written on May 27, 2009 at 16:57:24
* Waveform probing commands
+ l7 L. R# \' x5 k9 D" w2 t+ r.probe
* i7 s4 g& H+ I.options probefilename="G:\tanner\Nand2_1.dat"
+ probesdbfile="G:\與非門2.sdb"
+ probetopmodule="Nand2"
* Main circuit: Nand2
M1 OUT A N4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
! N& l: P0 n; ^7 OM2 Gnd B N4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
M3 OUT A Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
M4 OUT B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u
, J( J9 I% M; {" e* End of main circuit: Nand2

xjyy

版圖
* Circuit Extracted by Tanner Research's L-Edit Version 9.00 / Extract Version 9.00 ;
7 i# Y& H( ?5 p! U* TDB File:  G:\tanner\Nand2.tdb
* Cell:  Nand2        Version 1.07
! D! ~+ [5 W. @1 J6 C# Z* Extract Definition File:  G:\lights.ext
4 _9 ]4 X. X- i& w3 _8 R9 V* Extract Date and Time:  05/25/2009 - 15:05
: t( U8 `4 n2 H0 {, q9 v: G% X* Warning:  Layers with Unassigned AREA Capacitance.
. m% l# E  H  g& U- x) J*   <N Well Resistor ID>
4 h. {5 P# i/ I9 ?0 [1 G" e*   <Poly Resistor ID>
' U0 w  h: Y" T' V' }' s1 T*   <Poly2 Resistor ID>
- G, }  t6 V  ^  u7 L*   <N Diff Resistor ID>
*   <P Diff Resistor ID>
: I+ c( W( i/ R3 M1 }*   <P Base Resistor ID>
0 d5 u0 E/ M/ d# g. B9 }* Warning:  Layers with Unassigned FRINGE Capacitance.
7 B8 K4 u% n' i*   <N Well Resistor ID>
*   <Poly Resistor ID>
# M6 @  O" d5 j! I, P9 i*   <Poly2 Resistor ID>
3 w, u; h" i. l& Z+ A! m6 A1 m*   <N Diff Resistor ID>
*   <P Diff Resistor ID>
  H" \6 ]6 d( t2 ]7 L. ~9 \. m*   <P Base Resistor ID>
*   <Pad Comment>
*   <Poly1-Poly2 Capacitor ID>
3 X, U; \5 I, \% I' W8 Z* Warning:  Layers with Zero Resistance.
) \/ B  r4 X$ X; U*   <NMOS Capacitor ID>
*   <PMOS Capacitor ID>
. I5 L( k9 i; [% }*   <Pad Comment>
: X6 W3 y8 z( r4 c$ A*   <Poly1-Poly2 Capacitor ID>

* NODE NAME ALIASES
*       1 = B (12,-14)
*       2 = A (-16,-18)
*       3 = OUT (-2,-21)
9 q- q4 B2 M& _6 Y" Q; @; k( H*       4 = GND (-30,-35)
*       5 = Vdd (-32,14)
( v+ e$ q# q0 Q: ]6 B2 e9 b. U7 _M1 Vdd B OUT Vdd PMOS L=2u W=6u
* M1 DRAIN GATE SOURCE BULK (3 -3 5 3)
, M( G, }8 L7 R2 j0 D# sM2 OUT A Vdd Vdd PMOS L=2u W=6u
* M2 DRAIN GATE SOURCE BULK (-5 -3 -3 3)
M3 OUT B 6 GND NMOS L=2u W=6u
  k2 ]# y: f: a" }0 `* M3 DRAIN GATE SOURCE BULK (3 -31 5 -25)
M4 6 A GND GND NMOS L=2u W=6u
/ |' M: k8 ]4 O" @! u/ j: `* L% E* M4 DRAIN GATE SOURCE BULK (-5 -31 -3 -25)
5 ]9 Z: k, N2 ]! }+ J2 E7 b- e4 q, n* Total Nodes: 6
* Total Elements: 4
* Total Number of Shorted Elements not written to the SPICE file: 0
* u+ {6 g1 z0 V6 F* y, ^8 g% Y* Extract Elapsed Time: 0 seconds
.END

m851055

與非門2 files name改為英文名稱.......................

xjyy

我宅了一周 沒想到栽在路徑上  萬分感謝 ！！！！！！！！！！