|
Staff PnR/CAD Engineer
' }8 M& O' L, j* q# ?公 司:NO.82-A famous IC company1 X" b1 w3 I+ ^* D
工作地点:上海7 Q' m' X# W5 H
1 F# w- q$ C0 L& X3 s$ g$ kResponsibilities
% m2 o( c3 ^6 Q, h d1. IC Place and Route for designs up to a few million gates in deep sub micron technology, with advanced low power flow; Timing, Power, IR drop and Noise analysis! \# i3 N' F7 p2 o. Q: ]
2. DRC/LVS command file, rule deck and chip tape-out handling and support;* L6 Z4 w2 ~6 }0 U4 W/ O0 i0 a5 x
3. IC-CAD tool and design flow support
) ~$ W- S% D( C1 J4 J7 x" ~. |) t6 p( G4 c' f6 x' J! N
Mandatory Skills
: w' B- z5 m3 z8 p5 f) t% o1. Place and Route in deep sub micron technology; timing, power, IR drop and noise analysis7 j+ ?. r/ M& I9 p0 e2 d) `
2. In depth understanding of IC layout and command files, IC process flow- J d3 G5 E+ q7 x1 w
3. Good knowledge of Linux/Unix and ICCAD tools. |6 U3 m* j. a3 J- K5 @
4. Good knowledge of digital and analog IC design flow
1 E* ?; \+ M4 X. ~+ O! \5. Scripting language and file/database conversion techniques3 P3 R; W! S3 V% C0 m
6. Fluent in English
X1 [2 G8 d1 x- r* b7 O- @' D% W
1 d$ e: j$ G* W" k+ KPreferred Skills
2 p; z2 G& f) N' J# ^+ X: ]1. IC hand-crafting layout design) M7 \! s& e+ C! l9 H: l6 l, w
2. VLSI design and verification
u" P8 {1 u- v: N" h: w) i# v3. Library design and characterization
7 K( ]7 J6 M) _0 `1 h% y% l: [; ?" [5 N' }' s: ]1 u/ @! A/ Q
Education, F2 O1 T _9 h5 F. b9 }0 K8 f- p/ W
University Degree of Microelectronics, Electrical Engineering or Computer Science,
, L, p: j) M" k* k& F8 V3 U8 vMaster degree preferred. p; _/ K, Q+ p& _' S, E3 ^; U
3 A; B( K# y$ A' I/ W' S
Experience
4 C6 @% C' g) z9 _8+ years of working experience, 2+ experience in US or Europe based ICCompany.0 n) ?( [. S" ~, Y3 ~7 K1 v) d9 w
3+ years of experience in Place and Route
; D& g7 ?+ U! D( e0 Y3 p) A3+ years of experience in IC-CAD, CAE or tape-out handling |
|