|
Analog / Mixed Signal Examples i$ W4 r4 N. p
( o$ s5 n1 ]1 t4 k. C
Behavioral Models of ADCs
, N M( f |0 n\ams\sampling\; sampling_101;
& O, y/ W' U2 B0 y" Z Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2;
$ f5 O2 C& r$ w, R3 F* o7 p Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3; / s0 K5 Q7 X: l8 q8 }0 W b
Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4; + Y8 o5 G4 q k! I% n
+ m! L! o: w( ?" ?) m& h% U
Behavioral RF
- I: o4 c; e$ k$ m: J Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;
! z! A! a* f' Y' {% F" T
# t3 f. f1 p! w$ \' F1 |) bPLLs 0 a- h6 g+ n( F: I& Y
VCO with phase noise $ cd
( d$ U; ^2 l% b$ n Pll with freq domain instruments $ cd \ams\pll; 9 W# D# s2 R) w) `- n- B2 A
Pll fractional with analog compensation $ cd \ams\pll; 1 R, G9 N* i) G
Pll fractional with digital compensation $ cd \ams\pll; # ?9 y/ H, R; l3 m3 S4 R8 Y' I% T8 X
Pll optimization (Nonlinear Control Design) $ cd \ams\pll; $ }! i- c9 g, ^ P' u c
Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing;
1 d. V; E% P0 h+ N' i Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|