Layout Optimization on ESD Diodes for Giga-Hz RF and High-Speed I/O Circuits

semico_ljj

Layout Optimization on ESD Diodes for Giga-Hz RF and High-Speed I/O Circuits
1 X- d- W4 E5 c9 ]6 V7 U

遊客，如果您要查看本帖隱藏內容請回復

semico_ljj

Abstract -- The diode operated in forward-biased condition has
7 r0 V/ n5 {" }/ rbeen widely used as an effective on-chip ESD protection device at
5 j; S+ @1 B3 Q4 u# YGHz RF and high-speed I/O pads due to the small parasitic
# ~0 C) t1 o( t7 Q- c& Sloading effect and high ESD robustness in CMOS integrated
: p) Z% Q  F9 B) |* _circuits (ICs). This work presents new ESD protection diodes
2 s2 z( z) a1 b! L& J+ \: O  `4 Nrealized in the octagon, waffle-hollow, and octagon-hollow layout
* {8 V5 Z1 ?7 x0 Cstyles to improve the efficiency of ESD current distribution and
+ t' c% q  K/ n: ?2 _% ~to reduce the parasitic capacitance. The new ESD protection
diodes can achieve smaller parasitic capacitance under the same
ESD robustness level as compared to the waffle diode. Therefore,
the signal degradation of GHz RF and high-speed transmission
can be reduced due to smaller parasitic capacitance from the new
6 U3 d) T* q; _7 bproposed diodes.

xp212125o

看起來有幫助
/ q8 V( ]9 [! O" N7 t/ x  K感謝分享
先下載來看看
thank you ~

linyuejing

下載來看看
8 c3 G3 v; A# t6 c' ^8 r  j下載來看看
下載來看看
* h; J) x$ Z' H9 v下載來看看
. y% e+ ?) D2 X+ ~應該有幫助
謝謝囉

caesarxl

谢谢楼主分享，非常感谢

oika_51

看起來有幫助
# v, S) Q! P$ K$ A3 q9 `  \感謝分享

linger809

Abstract -- The diode operated in forward-biased condition has
7 u6 E8 N+ W& m: U) q, h+ c* Dbeen widely used as an effective on-c ...
% \& z: [6 s# n% K6 T' Q! rsemico_ljj 發表於 2010-6-25 08:50 AM

) o0 }% y+ {: a6 p
不知道这种形式的ＩＯ有没有经过测试，实际的效果和预想的有多少的差别，thanks!

oscargo

正為ESD耐受度傷腦筋----

zhifj86

thank you very much for your sharing

sslin

謝謝大大的分享~~知識因分享而壯大！
; y, b' r! R/ L9 \0 q" b3 S7 Y0 |
: r( r& }& }4 S6 j9 z~只有站在巨人的肩膀上才不會被食人族吃了!