|
Sr. Layout Engineer /Staff Layout Engineer" C3 o" q' W# d/ ^/ m
3 Z: ]8 Y0 Z# w. c, W
公 司:one famous IC company6 ?, `4 [# s6 J7 _) u+ l
工作地点:上海9 F y; q6 b$ J) F! i; ]
: s3 r V+ z5 ?Job Requirements: ' o" x( u% O/ j, s# l
-Work with circuit designers to build physical design floor-plan;
$ c9 ~( ]) ` q" B4 w- I- ]9 `-Complete the physical layout design with the constraints of circuit design requirements;
: T7 Q3 ]8 O# J+ u-Verify the physical layout design to meet both circuit design requirements and process requirements; & b4 k! w' f, F# Q# Y4 J
-Use the advanced technologies to improve layout design quality and efficiency.
) @/ A/ g; G9 r/ B; k3 s2 z. C- C6 j0 G3 p8 F$ s% |$ U
Qualifications: ! `! l6 g) E% |( s$ z( W& l
-College degree (or above) in Electrical Engineering or other related engineering field;
+ S t0 j& p9 T( o-At least 4 years experience in layout design field with rich tapeout experience; & I% @5 |0 @& Z. X
-Good understanding of basic electronic principles dealing with circuit and layout design; - v% I' j% s5 |* Z- C
-Familiar with IC layout methodologies, flows and CAD tools such as Cadence virtuoso layout, Caliber physical verification;
! K0 u" [7 ?+ r: C% y0 z+ H-Prefer experienced in PLL and IO design 7 V+ E( p" O; J8 k$ D
-Patient, A good team player, Good communication skills;
2 Q3 b: A4 V7 \1 ~' a) R$ j-Can communicate with both written and spoken English. |
|