|
Analog / Mixed Signal Examples9 G P% I6 `3 R/ h7 J9 I$ w! R! @( H
0 P/ D4 q3 R! S; Z! O/ ?+ ]
Behavioral Models of ADCs: O: o3 `% z, ]7 }, j E
\ams\sampling\; sampling_101;1 [' V+ E+ T, i% b: a9 b1 T
Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2; # k" t6 |; G O. S& L6 Z, X( v
Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3;
4 V, K" F7 P0 f5 X- Q* C Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4; 3 u5 D1 c" q+ I( J: S& _
: e8 P: M$ m; m1 ]
Behavioral RF: V0 J7 k2 T6 y+ k% G
Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;
4 o2 F- F2 T: `
! j% ?: ]* x3 Q* NPLLs
9 o8 y" B& a8 @& ~8 e" d" X4 _ VCO with phase noise $ cd " P( {9 l) C' M8 X6 d9 u5 M- `
Pll with freq domain instruments $ cd \ams\pll;
/ f6 a+ i0 h- u( Z Pll fractional with analog compensation $ cd \ams\pll; 5 ^2 [+ U5 f( L9 {4 z" R1 p& k7 J3 ~
Pll fractional with digital compensation $ cd \ams\pll; $ W( B' P% n, d2 ~8 l: b1 G6 I
Pll optimization (Nonlinear Control Design) $ cd \ams\pll;
6 V7 B n; z$ p- y; p( [8 P. X4 O& i Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing;
+ p+ y& b r) T$ \* s6 D Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|