Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 16761|回復: 2
打印 上一主題 下一主題

[問題求助] Hspice在跑tran時,time step的設定與影響?

  [複製鏈接]
跳轉到指定樓層
1#
發表於 2009-4-26 12:27:19 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
請問各位前輩...
- `0 }& |6 J5 q6 E一般hspice在跑 .tran時,大家會如何選取time step...; E1 }. u& \' f; p6 U. b
會取電路操作頻率的百分之幾?
) d: S) I, g4 I- f
* @/ k' q$ Z' A9 p" r' t1 B小弟最近在模擬一個IO..." g3 w5 N$ {8 P4 e
將time step設在0.1n以下,如0.05n或0.01n,模擬結果會產生震盪的現象...! |/ ]3 P: s+ l7 Y* ^3 r
output waveform會有一個高頻的小震幅上下抖動...
; U' c+ w( |7 c3 M" i3 a; r; n會導致這個模擬結果錯誤,LDO的輸出電壓飄到十幾伏(電壓源也才3.3V),電流也飄掉...0 D" `2 S5 Z9 ~8 b
試了一些option,結果還是一樣...
7 V1 z# W1 k3 T: j' u9 @/ Y: d4 K4 N( U8 H* ^: Y9 ~
但把time step設成0.1n...結果就正常...
  I1 u+ }0 j8 _- s0 H9 J- e2 @但又怕time step設不夠細...模擬結果不夠準確...) M8 f5 c3 a, t1 d

5 h7 X, m3 h5 e* ?, c# a不知道有沒有什麼設定可以避免這個震盪的現象...: B/ g6 C5 W, Y, |
如果電路操作在5G...time step只是0.1n夠嗎?
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂12 踩 分享分享
2#
發表於 2009-4-27 10:52:48 | 只看該作者

How TSTEP Affects a Transient Simulation

How does the value of TSTEP affect my transient simulation?
- s: l. y+ S7 S+ `1 B  P- m( m1 mTSTEP is specified in the transient analysis netlist command.  P% p3 D$ G* g
.TRAN TSTEP1 TSTOP1 TSTEP2 TSTOP2 ... TSTEPN TSTOPN
- b4 k% j$ P, r8 ]# A9 ZThe most common usage is a single TSTEP/TSTOP pair. For example:6 u3 w: G! y- _
.TRAN 0.1ps 100ns
) f  O3 j; s4 H; _TSTEP has a variety of effects on the operation of HSPICE.
; l7 ]4 ]7 ~: A' T1. When the RUNLVL algorithm is in use:
# @0 G$ v* J0 |  - RUNLVL "in use" is defined as HSPICE version >= 2004.09 and OPTION RUNLVL > 0.
% v3 q+ j2 P9 B  F6 q; n    For HSPICE version >= 2006.09, RUNLVL=3 by default.
3 A- ^9 N  S+ Q+ g6 E: w! n( u  - The minimum timestep is determined by the RUNLVL algorithm. The RMIN option is ignored.7 m9 _+ L. m( j- ?
  - The maximum timestep has a "soft" limit of RMAX*TSTEP. The RUNLVL algorithm2 I( l% Q8 R% F) N4 h$ |
    allows the timestep to exceed RMAX*TSTEP as long as tighter Newton-Raphson5 v( Z" N8 L; {3 N8 Y1 f' Q4 w
    tolerances are met (voltage, current, charge).The default value of RMAX is 5.
- _: f) x+ @* S  - The DELMAX option can be used to override the RUNLVL algorithm's choice of
( e" v- J+ U* _5 L- f4 P    maximum timestep. When DELMAX is used, TSTEP has no impact on simulation accuracy (except
9 i* `6 g& t) a( s/ a    when used in conjunction with .OPTION INTERP, see #3 below).; _4 N+ S: h" |5 R7 m+ K/ f) E; P
2. When RUNLVL=0 (discouraged):" T, F+ f% u' v0 f! ]
  - The minimum timestep is defined as TSTEP*RMIN. The default value of RMIN is 1e-9.7 X2 k! y, c: B6 ]  Z4 y
  - The maximum timestep is defined as TSTEP*RMAX. The default value of RMAX is 5.
9 |1 M" U$ l2 U0 e+ v  u  e. ~8 O  - These limits are "hard" limits.3 V6 c" V2 O) x
  - If the simulation engine attempts to choose a timestep < TSTEP*RMIN, a2 |' ?) f+ w. {0 W: j) @
    Timestep Too Small Error will result.3 M( X$ l5 t* V! N9 Q
  - The simulation engine is never allowed to take a larger timestep than
& n* N0 m5 P. I* Y    TSTEP*RMAX.
/ \4 b# f& ]1 l$ k5 O Summary
4 C4 |% l( B3 f3 H6 WWith the introduction of the RUNLVL algorithm, the impact of TSTEP has been
* C& k! o8 Z+ H7 |5 x7 l/ hgreatly reduced to the point that it can be ignored except for niche applications. @' \5 H4 G2 H8 E4 D: s
like INTERP. One should still be careful not to set TSTEP too small for long,
; G& L# _& Y( Z9 |low frequency simulations in which the soft timestep upper limit of RMAX*TSTEP
" V+ y1 B8 S' N5 }8 Imay still force more timestep solutions than is necessary which will cause* \; g' h9 E) }
excessive simulation time.
3#
發表於 2009-4-27 12:35:41 | 只看該作者
step 可以是时钟频率的1/5~1/10,这样比较精确!
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-6-3 07:00 AM , Processed in 0.122515 second(s), 17 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表