|
本帖最後由 masonchung 於 2010-1-21 09:23 AM 編輯 . V1 g! |4 m" O# ^# s
8 M: n2 x. ?! y3 B9 a4 kC2 CC1200高清编解码芯片 f5 \. C- o/ d7 R! n1 K) H# m
CC1200 Media Processor Famiy5 y# X2 O( J5 J5 z3 f
# o/ ~5 k" ]: @( N6 w
8 S5 b) n- B3 m* ~
8 j) v& J' c! a, [! z, | 0 N! I2 b* O( L# E1 D
5 Y# X, Y# R! U4 _3 L$ o# z& E
CC1200 Family I* E8 E; R5 {+ ?! ?" i
, p2 ]2 L' [% h. d* |& I. mCC1200 is C2 Microsystems’ second generation media processor family for Full HD video applications. It is based on the innovative Jazz 2 architecture, which is optimized for next-generation high-definition broadcast services and broadband rich media applications. CC1200 decodes all current broadcast formats and a wide variety of Internet content formats and performs high quality audio post-processing and video de-interlacing and scaling for high-definition display. CC1200 transcodes content into several formats for place-shifting and for side-loading onto portable devices. CC1200 encodes video for video monitoring, video chat and place shifting applications. CC1200 has a dual-core Symmetric Multiprocessor (SMP) which, with hardware acceleration of graphics operations, delivers very high applications processing performance. & C5 f. ~: H6 ?% M3 V' w5 @
* N, ]$ A4 T) w G/ h% J6 yFeatures
. `& O; D0 _- Z2 X
C6 e+ R2 J' ]4 e' T. ~High applications and media processing performance
* ^5 Y- P% h# |8 }% I
: Y) N' \# Y W4 W$ j; y! ~Dual Core SMP 4-way superscalar RISC architecture @ 350 MHz ' q% ]/ R2 u/ L
Dual hardware threads per core 5 F. D0 x k5 a* n( O# q3 s
256-bit SIMD Vector Unit 8 u/ L n- U6 J4 l
Codec Acceleration Processors for digital broadcast standards / X! X$ [0 J) { H% z2 ]* R
Motion estimation, entropy engines
) ]* \9 ?7 j/ Z4 n" S6 p2D Graphics Accelerator with DirectFB, OpenVG 1.1 support ( r. ^& F+ n$ d6 X5 U. E
Display Processor
! P- d# }: }: Q+ k4 tSecurity Processor
e0 v2 h, c$ e. W/ j" E9 ]Extensive rich media codec support
1 H7 g: S5 C' A1 c4 M# W7 m* l+ M8 L, l5 C$ @9 y
H.264, MPEG-2/4, VC-1, FLV, RM 4 {/ c( ]# S9 X( I0 A& @
Decoding of digital broadcast standards up to Full HD 8 s$ M4 O& O( r- z: i' |4 H/ z8 S- b
Decoding of internet content standards up to 720p 7 M' i5 K% n) ~: J. D
Encoding at D1 resolution and above * h$ W; j3 A( h% f' J k6 l
High level of device integration ! s$ ~/ ]" k" C. e6 \
. E8 q: H4 J6 ~, Y3 B* xDRAM Memory: 64-/32-bit DDR2 @ 400MHz, 128-512 MB
. p h* B2 t7 {. C% CParallel NAND Flash 9 H) J2 a! C7 ~/ `- ~3 k! ]
Ethernet 10/100/1000M MAC with RMII/RGMII interface
" a( g3 D0 ], D. P+ bUSB2.0 OTG
/ r& w5 b, a/ GPCI-Express: Ethernet/WiFi
" N) n5 r& [2 |8 TSDIO # W0 t* E' O) p- E( v
MPEG-2 transport stream
' V! H3 s+ X- M p LDigital A/V – HDMI, BT-656/BT-1120, SPDIF, I2S
* ^% X/ L( Y, ~) I6 nAnalog Video Out – YPbPr, CVBS
! f8 L: H: ~5 {, W5 tPackage: 27mm x 27 mm, Pb-Free
# j7 s1 z0 u% t$ L# fCC1200 Block Diagram2 q+ m" ?. |# `7 Q' B3 Q
- R, K3 ?: t9 n1 \/ F3 E
Supported Standards
! Y9 F+ ^7 j: T$ V5 Z. |The Jazz media processor architecture permits the encoding and decoding of a wide range of video and audio compression standards
) M6 |0 f, R' M |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|