[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
想請問一下大家!!
該怎麼設計?
5 q$ P; V9 c% F5 }. a% Q2 f以下是我需要的功能~

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

1 i, U6 z9 u2 Y3 @Thereare 5 pipe stages in our pipelining design.
It means that the input data can beobserved at the output port after 5 clock cycles.
All the stages must be readyto proceed at the same time.
When d_full is active, you have to keep the outputdata until d_full is disabled.
9 w8 D1 A* m3 J8 R! ]If d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
The pipeline bubbles haveto be eliminated when d_full is active.



1 `/ f2 ?! `9 c6 a





$ C# G, G' g6 A7 }5 T0 j$ W+ V" v
- G8 w3 x& J' n- y

  U' B9 u* U9 ~/ S# H* H- Z


: W. Y: I5 m  s


" z  \6 x9 N* f; j' G
, z- f9 X) s) u& a$ m7 W