FPGA verification Engineer most difficult job functions?

ranica

Staff Verification Engineer

公      司：one famous IC company
! o# [& ~7 J" h. Q3 o; n工作地点：上海
: s  J1 H2 Y0 K: o  L, Y$ `
, ~, [. z" f. U, p4 {Qualifications
  _' Y" v: O% O0 `MS in EE/CS/ME.  
, H  M0 B' t. w/ J5 kMinimum of five  years experience.
* G3 ^' u( K* o; ~( I# {& w+ rAdditional qualifications include: Good IC verification skills and basic knowledge of logic and circuit design, good communication and problem solving skills.
Candidate should be familiar with as System Verilog, VMM/OVM/UVM verification methdology.
7 Z, m& @( ?6 r& [6 ^! h$ z$ F- UCandidate should be familiar with industry standard ASIC design and verification tools and flow.
Good knowledge ddr protocol and computer system achitecture would be an added advantage.
Good knowledge of Perl and shell programming would be an added advantage.  
& z% F$ I; r3 Y- R
( v! y4 g; T/ w, |* xResponsibilities:
-Understanding the expected functionality of designs.
) D7 c/ e; J/ ?, i+ K( X1 M9 \-Developing testing and regression plans.
5 q7 q, a6 r2 {-Designing and developing verification environment.
% f! g' O2 x9 r-Running RTL and gate-level simulations/regression.
-Code/functional coverage development, analysis and closure.
' U1 `5 o( R' |, v
Requirements:
7 q3 w9 ]4 u/ E% o  pExperience & Skill: 5 Years
-Design verification experience (test plan, test bench, assertions, debugging designs, code coverage etc.).
3 o& q' C& B: i2 a6 n9 N8 b-Knowledge in ASIC/FPGA design process and verification tools.
2 O# ?, F# O, C" |' E8 \0 A-Familiar with design and verification languages (Verilog, System Verilog, SVA etc.).
3 i7 n) F5 G/ m* F4 i, V, t2 Q# q- Scripting and automation skills (tcl, perl, makefile etc) a plus.
-Familiar with C/C++.
7 o) Y$ t' U7 W5 t-Knowledge of DDR protocol a plus.
-Independent and self-managing.

ranica

Digital Design Engineer
. f! w5 s$ z3 {5 h6 G
9 K" W7 M, {8 }- `  S公      司：A famous IC company
工作地点：上海

# T0 v; _+ }  Q2 Y1 ~Duties
. T0 w! V; ^, L5 e8 e) vWork with internal and external customers to understand product requirements.
Create critical silicon technologies to meet the product requirements.
Work out critical design flows and methodologies to execute implementation flawlessly.
( s# O( z4 E' T- G! N8 l, P. QDesign and deliver final design through multiple stages like specification, micro-architecture, IP  development, RTL coding, verification, logic synthesis, DFT, timing convergence, as well as helping on physical implementation.
Complete full documentation.
7 m+ a/ _$ Y! H1 y) x0 UHelp and mentor junior engineers.
7 ]" k# _$ r/ S
% Y7 I: U1 i0 v: E8 ^) p1 h, KJob Requirements:  
Solid understanding of all SoC chip development stages is required.  
- G1 P1 e" ~; K$ qHands-on Experience with complex SoC design flow is required.  
Hands-on Experience with RTL coding, simulation, verification is required.
. N/ r- k5 g7 Z0 l8 S( _: J$ _Experience with DFT and timing tools is preferred.
Experience with ARM platform is preferred.
$ S; ~' t. x) l! sExperience with low power design flow is preferred.
. J3 ?, J0 u1 g0 ^  JExperience with system verilog is preferred.
0 c6 O5 \& j$ i" f2 C, R/ _Good organization and documentation abilities  
MS in Electrical Engineering and Computer Science with 4 years of experience in SoC design

Ali-pig

我也想知道
請問有最新消息嗎