Xilinx Spartan-3 DCM

syuan08

我想要產生CLK0,90,180,270不知道是程式少打還是哪邊出了問題!
3 T" [; _! f: y' M6 R
8 M+ [# y. J- a  R想請問大家有沒有寫過相似的程式?

2 t, w2 g+ j. N% _8 o! A
" B  n% j; I. T' G& n5 Fmodule dcm1(clk,rst,clk0,clk90,clk180,clk270,locked,clock);
; t- o. b& b5 d& h/ x: B/ q! }
input clk;
4 x8 g  p% Q  {9 V' Einput rst;
, I7 o% u0 t: ~+ X7 H. d
3 w) ~9 Y6 S. M8 m7 {5 Doutput clk0;
output clk90;
$ {# a$ G% T+ I) |+ r* Youtput clk180;
output clk270;
output locked;
2 O$ @4 [% [+ o: {# ^7 y! i* uoutput clock;
" c* A* b( I' \: {/ @7 M% c
8 b# b( j( w8 p; |0 u
wire clk0;
wire clk90;
- ^1 U9 K3 g# twire clk180;
" D" P$ ^7 X3 P; ^% P0 B, X' fwire clk270;
wire locked;
/ g! G' Q' |4 M
- b) n* g$ u6 d9 _) Vdcmm instance_name (
    .CLKIN_IN(clock),
! L* ?) F: H- n7 a( g3 {- c    .RST_IN(rst),
" R+ _, M2 O6 F: }. d3 a+ ^5 u: h    .CLKIN_IBUFG_OUT(),
& u- D. o& U5 L1 k* t    .CLK0_OUT(clk0),
! x0 x: M4 L) }+ Z' }7 R0 M3 L    .CLK90_OUT(clk90),
    .CLK180_OUT(clk180),
5 f" {( c( B4 {+ ^/ e( ]0 N9 @    .CLK270_OUT(clk270),
. m2 x2 e5 ~* m/ K& q    .LOCKED_OUT(locked)
    );

endmodule
9 Z5 Z7 x+ t. z8 X
8 R% G& p6 [$ q/ g8 L7 H/ q

' \% d3 q$ `5 f$ |% Q腳位:

NET "clk" LOC = T9;
NET "clk0" LOC = P8;
: G, x+ i$ n2 bNET "clk90" LOC = T10;
NET "clk180" LOC = R11;
NET "clk270" LOC = R12;
NET "locked" LOC = R14;
: `/ n0 k" a4 I1 \NET "rst" LOC = R9;

sieg70

請問有看到啥咪錯誤訊息? 還是有怎樣的問題? @@