Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: ranica
打印 上一主題 下一主題

[經驗交流] 台廠有哪幾家有設IC Design Quality Manager職務?何者最難?

  [複製鏈接]
1#
發表於 2014-3-11 13:09:36 | 顯示全部樓層
Product Engineer
: ~- K' u1 `/ N: R公      司:A famous IC company
' j6 t$ W+ L. V# v4 |工作地点:上海
8 e8 |! i+ b. }7 F
) ?: ^! Y, q! f) s1 O职位描述" e0 r/ T' |' O  M
Ideal candidate will have completed BSEE , with 5 to 10 years experience in Semiconductor field. : x6 S) \  C5 M/ D& V
0 ~+ |0 |/ f+ l. z6 e
Candidate should have strong oral and written communication skills -must be english speaking.   V2 f: T& @% Q  L' K

0 ?6 B7 u: I$ } Candidate must have demonstrated strength with analog circuits, and familiarity with typical lab equipment such as scopes, DVM’s, curve tracers, and function generators. Strong bench skills are mandatory.7 h/ b* ^& N# S1 F) \$ s* W3 Z

) @: y/ p2 {8 z4 |" Y1 Q8 V8 G7 ? Ideal candidate will also have ability to debug IC’s to component level from design schematics and plots.
+ g7 ?4 L. Y. S* P7 V" M% I/ ?- }  S! T- z+ ~  d/ ^7 G' s
Failure analysis background is a plus. ' P/ r+ a: r  L6 v  Z* Q7 m
" K) y8 O/ E5 O9 F; X
Candidate must also have ability to follow documented procedures, and must be able to work independently. Individual will report to management team in US.
9 e3 g' w4 `0 |5 ?' v
* I/ N4 z0 _5 m9 [, l7 g2 j0 T Job function to cover all aspects of New Product Development and Yield management,including bench-to-tester correlation, tri-temp characterization using ATE equipment, trouble shooting and yield management
回復

使用道具 舉報

2#
發表於 2014-3-11 13:10:23 | 顯示全部樓層
Hardware Engineer+ V* u7 l' }, Q$ ?2 }% O
公      司:A famous IC company
- x) i+ R6 `2 {0 q1 h+ @工作地点:上海+ ]4 K, H! I% H( x. j2 f

9 D: ~( }2 }! L+ d5 f0 j2 Y$ F职位描述
1 r0 z! q7 t  Q2 u9 L1.Be responsible for hardware system design, discuss with chip designer, understanding their requirement and design the hardware system(schematic, PCB and C program) correspondingly 0 ~, x2 I; d' m, W) s
2. Testing the hardware system and provide test report ; D9 c3 v0 H1 A- a5 J
3. Debugging the system, discussing with chip designer and help chip designer debug the issues  0 C0 [5 }" R4 D' S. ~' T

/ Y0 y- v( I7 F职位要求:
2 D( z# H8 [( e% H  `) @1. B.S. in electrical engineering or equivalent is required
2 |% j, e* |* x) f2. 2 or more years of PCB design experience is required
5 Z# G7 t. o$ [3. 2 or more years of C programming is required " K7 X1 m& G. ?, Z( H/ l
4. DDR knowledge and testing experience is required
# M( P$ d5 j9 M7 M7 ?/ \5. Experience of Xilinx/Altera FPGA is preferred
. K$ i% O' ^3 s- X  }6. Experience of embedded system is preferred . u7 Q/ ?' ~% l5 S
7. Experience of using multimeter, waveform generator, oscilloscope is preferred  / |8 _# K1 q. l. r' e  C2 Z- _) O
8. Verilog coding experience is preferred  
% `+ u7 \/ U* \7 l5 `  j  
' M6 |0 X, ]/ o6 APS:最好有 . DDR knowledge and testing experience is required
回復

使用道具 舉報

您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-6-6 12:01 AM , Processed in 0.124516 second(s), 18 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表